Home
last modified time | relevance | path

Searched refs:port_mmio (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/drivers/ata/
H A Dahci.c116 void __iomem *port_mmio = uc_priv->port[port].port_mmio; in ahci_link_up() local
122 writel(0x4, port_mmio + PORT_SCR_CTL); in ahci_link_up()
124 writel(0x1, port_mmio + PORT_SCR_CTL); in ahci_link_up()
126 writel(0x0, port_mmio + PORT_SCR_CTL); in ahci_link_up()
129 writel(0x301, port_mmio + PORT_SCR_CTL); in ahci_link_up()
131 writel(0x300, port_mmio + PORT_SCR_CTL); in ahci_link_up()
140 tmp = readl(port_mmio + PORT_SCR_STAT); in ahci_link_up()
152 static void sunxi_dma_init(void __iomem *port_mmio) in sunxi_dma_init() argument
154 clrsetbits_le32(port_mmio + PORT_P0DMACR, 0x0000ff00, 0x00004400); in sunxi_dma_init()
200 void __iomem *port_mmio; in ahci_host_init() local
[all …]
H A Ddwc_ahsata.c117 struct sata_port_regs *port_mmio = NULL; in ahci_host_init() local
163 uc_priv->port[i].port_mmio = ahci_port_base(host_mmio, i); in ahci_host_init()
164 port_mmio = uc_priv->port[i].port_mmio; in ahci_host_init()
167 tmp = readl(&port_mmio->cmd); in ahci_host_init()
182 writel_with_flush(tmp, &port_mmio->cmd); in ahci_host_init()
191 while ((readl(&port_mmio->cmd) & SATA_PORT_CMD_CR) in ahci_host_init()
202 tmp = readl(&port_mmio->cmd); in ahci_host_init()
203 writel((tmp | SATA_PORT_CMD_SUD), &port_mmio->cmd); in ahci_host_init()
207 while (!(readl(&port_mmio->cmd) | SATA_PORT_CMD_SUD) in ahci_host_init()
217 tmp = readl(&port_mmio->ssts); in ahci_host_init()
[all …]
/rk3399_rockchip-uboot/board/highbank/
H A Dahci.c179 u8 *port_mmio = (u8 *)probe_ent->port[port].port_mmio; in ahci_link_up() local
190 writel(0x301, port_mmio + PORT_SCR_CTL); in ahci_link_up()
192 writel(0x300, port_mmio + PORT_SCR_CTL); in ahci_link_up()
197 tmp = readl(port_mmio + PORT_SCR_STAT); in ahci_link_up()
/rk3399_rockchip-uboot/include/
H A Dahci.h140 void __iomem *port_mmio; member