Home
last modified time | relevance | path

Searched refs:pll_out (Results 1 – 7 of 7) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/mach-davinci/
H A Dcpu.c60 int pll_out; in clk_get() local
63 pll_out = CONFIG_SYS_OSCIN_FREQ; in clk_get()
83 pll_out /= pre_div; in clk_get()
84 pll_out *= pllm; in clk_get()
92 pll_out /= post_div; in clk_get()
97 pll_out /= (readl(pll_base + sysdiv[id - 1]) & in clk_get()
101 return pll_out; in clk_get()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/
H A Dclock.c286 clrsetbits_le32(&pll->pll_out[pllout >> 1], in clock_set_pllout()
794 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[0]); in tegra30_set_up_pllp()
800 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[0]); in tegra30_set_up_pllp()
805 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[1]); in tegra30_set_up_pllp()
811 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[1]); in tegra30_set_up_pllp()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra20/
H A Dwarmboot_avp.c203 writel(reg, &clkrst->crc_pll[CLOCK_ID_MEMORY].pll_out[0]); in wb_start()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra210/
H A Dclock.c945 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[0]); in tegra210_setup_pllp()
949 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[0]); in tegra210_setup_pllp()
954 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[1]); in tegra210_setup_pllp()
960 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[1]); in tegra210_setup_pllp()
1024 clrbits_le32(&clkrst->crc_pll[CLOCK_ID_CGENERAL].pll_out[1], in clock_early_init()
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-tegra/
H A Dclk_rst.h15 uint pll_out[2]; member
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra114/
H A Dclock.c699 writel(0x00561600, &clkrst->crc_pll[CLOCK_ID_CGENERAL].pll_out[1]); in clock_early_init()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra124/
H A Dclock.c879 writel(0x00561600, &clkrst->crc_pll[CLOCK_ID_CGENERAL].pll_out[1]); in clock_early_init()