Home
last modified time | relevance | path

Searched refs:pf (Results 1 – 7 of 7) sorted by relevance

/rk3399_rockchip-uboot/drivers/pci/
H A Dpcie_layerscape.h78 #define PCIE_LCTRL0_PF(pf) ((pf) << 16) argument
80 #define PCIE_LCTRL0_VAL(pf, vf) (PCIE_LCTRL0_PF(pf) | \ argument
H A Dpcie_layerscape.c450 int pf, vf; in ls_pcie_setup_ep() local
452 for (pf = 0; pf < PCIE_PF_NUM; pf++) { in ls_pcie_setup_ep()
454 ctrl_writel(pcie, PCIE_LCTRL0_VAL(pf, vf), in ls_pcie_setup_ep()
/rk3399_rockchip-uboot/doc/
H A DREADME.440-DDR-performance47 ttcp-t: 0.0user 0.1sys 0:00real 60% 0i+0d 0maxrss 0+2pf 3+1506csw
87 ttcp-t: 0.0user 0.0sys 0:00real 46% 0i+0d 0maxrss 0+2pf 120+1csw
/rk3399_rockchip-uboot/arch/arm/dts/
H A Dfsl-ls1046a.dtsi245 0x00 0x034c0000 0x0 0x40000 /* pf controls registers */
261 0x00 0x035c0000 0x0 0x40000 /* pf controls registers */
278 0x00 0x036c0000 0x0 0x40000 /* pf controls registers */
H A Dfsl-ls1012a.dtsi126 0x00 0x034c0000 0x0 0x40000 /* pf controls registers */
H A Dls1021a.dtsi381 0x01570000 0x10000 /* pf controls registers */
396 0x01570000 0x10000 /* pf controls registers */
/rk3399_rockchip-uboot/common/
H A Dcli_hush.c2664 FILE *pf; local
2687 pf = fdopen(channel[0],"r");
2688 debug_printf("pipe on FILE *%p\n",pf);
2691 pf=popen("echo surrogate response","r");
2692 debug_printf("started fake pipe on FILE *%p\n",pf);
2694 return pf;