Home
last modified time | relevance | path

Searched refs:osc (Results 1 – 25 of 43) sorted by relevance

12

/rk3399_rockchip-uboot/arch/arm/mach-socfpga/
H A Dwrap_pll_config.c129 const unsigned int cm_get_osc_clk_hz(const int osc) in cm_get_osc_clk_hz() argument
131 if (osc == 1) in cm_get_osc_clk_hz()
133 else if (osc == 2) in cm_get_osc_clk_hz()
/rk3399_rockchip-uboot/arch/xtensa/dts/
H A Dxtfpga.dtsi39 osc: main-oscillator { label
66 clocks = <&osc>;
75 clocks = <&osc>;
95 clocks = <&osc>;
/rk3399_rockchip-uboot/doc/device-tree-bindings/clock/
H A Dnvidia,tegra20-car.txt13 the 32 KHz "32k_in", and the board-specific oscillator "osc".
135 104 osc
184 osc: clock {
205 clocks = <&clk_32k> <&osc>;
/rk3399_rockchip-uboot/arch/arm/mach-tegra/
H A Dcpu.c234 enum clock_osc_freq osc; in init_pllx() local
251 osc = clock_get_osc_freq(); in init_pllx()
252 debug("%s: osc = %d\n", __func__, osc); in init_pllx()
255 sel = &tegra_pll_x_table[chip_sku][osc]; in init_pllx()
/rk3399_rockchip-uboot/arch/arm/include/asm/
H A Ddavinci_rtc.h38 unsigned int osc; member
/rk3399_rockchip-uboot/arch/mips/dts/
H A Dbrcm,bcm6338.dtsi35 periph_osc: periph-osc {
H A Dbrcm,bcm6348.dtsi35 periph_osc: periph-osc {
H A Dbrcm,bcm3380.dtsi42 periph_osc: periph-osc {
H A Dbrcm,bcm6358.dtsi42 periph_osc: periph-osc {
H A Dbrcm,bcm6328.dtsi43 periph_osc: periph-osc {
H A Dbrcm,bcm63268.dtsi43 periph_osc: periph-osc {
/rk3399_rockchip-uboot/arch/arm/dts/
H A Dimx7ulp.dtsi87 osc: clock@1 { label
91 clock-output-names = "osc";
375 clocks = <&ckil>, <&osc>, <&sirc>,
377 clock-names = "ckil", "osc", "sirc",
H A Dimx6ul.dtsi87 "pll1_bypass_src", "osc";
110 osc: clock-osc { label
114 clock-output-names = "osc";
514 clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
515 clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";
H A Dimx6sll.dtsi102 osc: clock@1 { label
107 clock-output-names = "osc";
148 "periph", "periph_pre", "periph_clk2", "periph_clk2_sel", "osc",
497 clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
498 clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";
H A Dimx7s.dtsi111 osc: clock-osc { label
115 clock-output-names = "osc";
556 clocks = <&ckil>, <&osc>;
557 clock-names = "ckil", "osc";
H A Dimx6ull.dtsi80 "pll1_sw", "pll1_sys", "pll1_bypass", "pll1", "pll1_bypass_src", "osc";
104 osc: clock@1 { label
109 clock-output-names = "osc";
150 "periph", "periph_pre", "periph_clk2", "periph_clk2_sel", "osc",
606 clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
607 clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";
H A Drk3066a.dtsi139 compatible = "snps,dw-apb-timer-osc";
160 compatible = "snps,dw-apb-timer-osc";
168 compatible = "snps,dw-apb-timer-osc";
H A Dstih410-b2260.dts198 st,osc-force-ext;
H A Dat91sam9n12.dtsi113 compatible = "atmel,at91sam9x5-clk-main-rc-osc";
121 compatible = "atmel,at91rm9200-clk-main-osc";
408 compatible = "atmel,at91sam9x5-clk-slow-osc";
414 compatible = "atmel,at91sam9x5-clk-slow-rc-osc";
H A Dsama5d2.dtsi668 compatible = "atmel,at91sam9x5-clk-slow-rc-osc";
676 compatible = "atmel,at91sam9x5-clk-slow-osc";
H A Dat91sam9x5.dtsi122 compatible = "atmel,at91sam9x5-clk-main-rc-osc";
130 compatible = "atmel,at91rm9200-clk-main-osc";
409 compatible = "atmel,at91sam9x5-clk-slow-osc";
415 compatible = "atmel,at91sam9x5-clk-slow-rc-osc";
H A Dlogicpd-torpedo-som.dtsi210 compatible = "ti,twl4030-power-idle-osc-off", "ti,twl4030-power-idle";
/rk3399_rockchip-uboot/arch/arm/mach-omap2/am33xx/
H A Dboard.c290 writel((1 << 3) | (1 << 6), &rtc->osc); in rtc32k_enable()
/rk3399_rockchip-uboot/arch/arm/mach-socfpga/include/mach/
H A Dclock_manager_gen5.h122 const unsigned int cm_get_osc_clk_hz(const int osc);
/rk3399_rockchip-uboot/board/freescale/mpc837xemds/
H A DREADME33 J9 2-3, CLKIN from osc on board

12