Home
last modified time | relevance | path

Searched refs:mapping (Results 1 – 25 of 31) sorted by relevance

12

/rk3399_rockchip-uboot/drivers/ddr/fsl/
H A Dddr4_dimm_params.c193 if (spd->mapping[i] == udimm_rc_e_dq[i]) in ddr_compute_dimm_parameters()
197 60 + i, spd->mapping[i], in ddr_compute_dimm_parameters()
199 ptr = (u8 *)&spd->mapping[i]; in ddr_compute_dimm_parameters()
318 pdimm->dq_mapping[i] = spd->mapping[i]; in ddr_compute_dimm_parameters()
320 pdimm->dq_mapping_ors = ((spd->mapping[0] >> 6) & 0x3) == 0 ? 1 : 0; in ddr_compute_dimm_parameters()
/rk3399_rockchip-uboot/doc/device-tree-bindings/video/
H A Drockchip-lvds.txt15 - rockchip,data-mapping: should be <LVDS_FORMAT_VESA> or <LVDS_FORMAT_JEIDA>,
58 rockchip,data-mapping = <LVDS_FORMAT_VESA>;
/rk3399_rockchip-uboot/drivers/
H A DKconfig116 bool "Custom physical to bus address mapping"
120 your platform's Kconfig, and implement the appropriate mapping
/rk3399_rockchip-uboot/doc/device-tree-bindings/spmi/
H A Dspmi-msm.txt8 1) PMIC arbiter channel mapping base (PMIC_ARB_REG_CHNLn)
/rk3399_rockchip-uboot/board/renesas/sh7785lcr/
H A DREADME.sh7785lcr51 * 32-bit extended address mode PMB mapping *
120 This command change PMB for DDR-SDRAM all mapping. However you cannot use
/rk3399_rockchip-uboot/doc/device-tree-bindings/spi/
H A Dspi-stm32-qspi.txt16 - memory-map : Address and size for memory-mapping the flash
H A Dspi-bus.txt37 following mapping:
/rk3399_rockchip-uboot/doc/device-tree-bindings/mtd/
H A Dmtd-physmap.txt20 mapping of the flash.
21 On some platforms (e.g. MPC5200) a direct 1:1 mapping may cause
/rk3399_rockchip-uboot/arch/arm/dts/
H A Drk3368-px5-evb-u-boot.dtsi23 * affects the physical-address to device-address mapping.
H A Drk3368-lion-u-boot.dtsi44 * affects the physical-address to device-address mapping.
H A Drk3308-evb.dts132 rockchip,data-mapping = "vesa";
H A Dexynos5420-peach-pit.dts186 * Set LVDS output as 6bit-VESA mapping,
H A Dexynos5250-spring.dts618 * Set LVDS output as 6bit-VESA mapping, single LVDS
/rk3399_rockchip-uboot/board/cadence/xtfpga/
H A DREADME52 the boot mapping and selects from a range of default ethernet MAC
59 (on, 1, up). This mapping is implemented in the FPGA bitstream
96 The KC705 board contains 4-way DIP switch, way 1 is the boot mapping
/rk3399_rockchip-uboot/doc/
H A DREADME.at914 - I. Board mapping & boot media
8 I. Board mapping & boot media
H A DREADME.mpc85xx13 mapping to a valid opcode at the debug exception vector, even if we normally
H A DREADME.mpc85xxcds34 The mapping is:
H A DREADME.mxsimage149 Here is a mapping between the above instructions and the BootROM output:
/rk3399_rockchip-uboot/doc/device-tree-bindings/pci/
H A Darmada8k-pcie.txt12 define the mapping of the PCIe interface to interrupt numbers.
/rk3399_rockchip-uboot/doc/device-tree-bindings/clock/
H A Drockchip,rk3368-dmc.txt9 (c) a memory-schedule (i.e. mapping from physical addresses to the address
/rk3399_rockchip-uboot/doc/device-tree-bindings/gpio/
H A Dnvidia,tegra186-gpio.txt40 The mapping from port name to the GPIO controller that implements that port, and
41 the mapping from port name to register offset within a controller, are both
43 describes the port-level mapping. In that file, the naming convention for ports
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc8xx/
H A DKconfig85 comment "Memory mapping"
/rk3399_rockchip-uboot/doc/device-tree-bindings/pinctrl/
H A Dst,stm32-pinctrl.txt15 - ranges : defines mapping between pin controller node (parent) to
/rk3399_rockchip-uboot/include/
H A Dddr_spd.h336 uint8_t mapping[78-60]; /* 60~77 Connector to SDRAM bit map */ member
/rk3399_rockchip-uboot/doc/uImage.FIT/
H A Dhowto.txt171 Memory BAT mapping: BAT2=256Mb, BAT3=0Mb, residual: 0Mb

12