Searched refs:divp (Results 1 – 7 of 7) sorted by relevance
| /rk3399_rockchip-uboot/arch/arm/include/asm/arch-tegra/ |
| H A D | clock.h | 63 u32 divp, u32 cpcon, u32 lfcon);
90 u32 *divp, u32 *cpcon, u32 *lfcon);
|
| H A D | warmboot.h | 76 u32 divp:3; member
|
| /rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra20/ |
| H A D | warmboot.c | 154 u32 divm, divn, divp, cpcon, lfcon; in warmboot_save_sdram_params() local
156 if (clock_ll_read_pll(CLOCK_ID_MEMORY, &divm, &divn, &divp, in warmboot_save_sdram_params()
161 scratch2.pllm_base_divp = divp; in warmboot_save_sdram_params()
|
| H A D | warmboot_avp.c | 173 pllx_base.divp = scratch3.pllx_base_divp; in wb_start()
|
| /rk3399_rockchip-uboot/arch/arm/mach-tegra/ |
| H A D | clock.c | 91 u32 *divp, u32 *cpcon, u32 *lfcon) in clock_ll_read_pll() argument
105 *divp = (data >> pllinfo->p_shift) & pllinfo->p_mask; in clock_ll_read_pll()
115 u32 divp, u32 cpcon, u32 lfcon) in clock_start_pll() argument
149 data |= divp << pllinfo->p_shift; in clock_start_pll()
|
| H A D | cpu.c | 172 u32 divp, u32 cpcon) in pllx_set_rate() argument
189 reg |= (divn << pllinfo->n_shift) | (divp << pllinfo->p_shift); in pllx_set_rate()
|
| /rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra124/ |
| H A D | clock.c | 1067 u32 divm, divn, divp, cpcon; in clock_set_display_rate() local
1075 for (divp = 0, vco = frequency; vco < min_vco && divp < max_p; divp++) in clock_set_display_rate()
1084 best_p = divp; in clock_set_display_rate()
|