Searched refs:cpll (Results 1 – 2 of 2) sorted by relevance
| /rk3399_rockchip-uboot/arch/m68k/cpu/mcf52x2/ |
| H A D | speed.c | 29 volatile unsigned long cpll = mbar2_readLong(MCFSIM_PLLCR); in get_clocks() local
47 cpll = cpll & 0xfffffffe; /* Set PLL bypass mode = 0 (PSTCLK = crystal) */ in get_clocks()
48 mbar2_writeLong(MCFSIM_PLLCR, cpll); /* Set the PLL to bypass mode (PSTCLK = crystal) */ in get_clocks()
|
| /rk3399_rockchip-uboot/drivers/clk/rockchip/ |
| H A D | clk_rk3368.c | 1268 u32 apllb, aplll, dpll, cpll, gpll; in rkclk_init() local
1284 cpll = rkclk_pll_get_rate(cru, CPLL); in rkclk_init()
1288 __func__, apllb, aplll, dpll, cpll, gpll); in rkclk_init()
|