| /rk3399_rockchip-uboot/doc/SPI/ |
| H A D | README.dual-flash | 4 This describes how SPI/QSPI flash memories are connected to a given
7 Current spi_flash framework supports, single flash memory connected
10 connected with a single chip select line from a controller.
17 - single spi flash memory connected with single chip select line.
28 - dual spi/qspi flash memories are connected with a single chipselect
58 - dual spi/qspi flash memories are connected with a single chipselect
|
| /rk3399_rockchip-uboot/drivers/video/bridge/ |
| H A D | Kconfig | 16 to be connected to an eDP output device such as an SoC that lacks
25 signalling) converter. It enables an LVDS LCD panel to be connected
35 panel to be connected to an parallel LCD interface.
|
| /rk3399_rockchip-uboot/board/ti/am335x/ |
| H A D | Kconfig | 28 The AM335x SoC supports having a NOR flash connected to the GPMC.
29 In practice this is seen as a NOR flash module connected to the
|
| /rk3399_rockchip-uboot/drivers/tpm/ |
| H A D | Kconfig | 20 This driver supports an Atmel TPM device connected on the I2C bus.
29 This driver supports Infineon TPM devices connected on the I2C bus.
53 This driver supports Infineon TPM devices connected on the LPC bus.
71 This driver supports STMicroelectronics TPM devices connected on the I2C bus.
80 This driver supports STMicroelectronics TPM devices connected on the SPI bus.
|
| /rk3399_rockchip-uboot/board/bachmann/ot1200/ |
| H A D | README | 8 FEC is connected directly to an ethernet switch (KSZ8895). The ethernet
12 FEC is connected to a normal phy and auto-negotiation is possible.
|
| /rk3399_rockchip-uboot/board/congatec/conga-qeval20-qa3-e3845/ |
| H A D | README | 12 Super-IO chip connected on the congatec Qseven 2.0 evaluation carrier
22 this case. The signals need to get connected directly to the
|
| /rk3399_rockchip-uboot/doc/ |
| H A D | README.fec_mxc | 27 Optional, selects the exact phy address that should be connected
33 example if the CPU is connected directly via the RGMII interface to a
|
| H A D | README.VLAN | 8 CDP is used mainly to discover your device VLAN(s) when connected to
|
| H A D | README.t1040-l2switch | 20 - 8 Gigabit switch ports (ports 0 to 7) are external and are connected to external PHYs
21 - 2 switch ports (ports 8 and 9) of 2.5 G are connected (fixed links)
|
| H A D | README.commands.spl | 2 it may implement more functions connected to the SPL.
|
| H A D | README.srio-pcie-boot-corenet | 8 from another processor's memory space by SRIO or PCIE link connected between
16 b) They are connected with SRIO or PCIE links, whether 1x, 2x or 4x, and
34 Their SRIO or PCIE ports 1 will be connected directly and will be used for
|
| /rk3399_rockchip-uboot/drivers/sound/ |
| H A D | Kconfig | 48 Enable the max98095 audio codec. This is connected via I2S for
56 Enable the rk809/rk817 audio codec. This is connected via I2S for
78 Enable the wm8994 audio codec. This is connected via I2S for
|
| /rk3399_rockchip-uboot/doc/device-tree-bindings/pmic/ |
| H A D | pm8916.txt | 3 This PMIC is connected using SPMI bus so should be child of SPMI bus controller.
|
| /rk3399_rockchip-uboot/doc/device-tree-bindings/net/ |
| H A D | fsl-tsec-phy.txt | 22 connected via the MDIO bus (sometimes the MDIO bus controller is separate).
26 The MDIO is a bus to which the PHY devices are connected. For each
|
| H A D | fixed-link.txt | 4 Some Ethernet MACs have a "fixed link", and are not connected to a
|
| /rk3399_rockchip-uboot/drivers/usb/gadget/ |
| H A D | dwc2_udc_otg_priv.h | 87 unsigned connected:1; member
|
| /rk3399_rockchip-uboot/drivers/led/ |
| H A D | Kconfig | 16 This option enables support for LEDs connected to the BCM6328
27 This option enables support for LEDs connected to the BCM6358
50 bool "LED support for GPIO-connected LEDs"
53 Enable support for LEDs which are connected to GPIO lines. These
59 bool "LED support for GPIO-connected LEDs in SPL"
92 The status LED can be connected to a GPIO pin. In such cases, the
|
| /rk3399_rockchip-uboot/board/google/ |
| H A D | Kconfig | 21 solid state drive. There is a Chrome OS EC connected on LPC,
55 Chrome OS EC connected on LPC, and it provides a 2560x1700 high
|
| /rk3399_rockchip-uboot/doc/device-tree-bindings/leds/ |
| H A D | leds-bcm6358.txt | 1 LEDs connected to Broadcom BCM6358 controller
4 In these SoCs there are Serial LEDs (LEDs connected to a 74x164 controller),
|
| H A D | leds-bcm6328.txt | 1 LEDs connected to Broadcom BCM6328 controller
5 However, on some devices there are Serial LEDs (LEDs connected to a 74x164
|
| /rk3399_rockchip-uboot/arch/arm/dts/ |
| H A D | zynqmp-zcu102-revA.dts | 156 * IRQ not connected
165 * 7, 10 - 17 - not connected
200 * IRQ not connected
216 * 16 - 17 - not connected
394 /* Bus 3 is not connected */
|
| H A D | twl4030_omap3.dtsi | 16 * On most OMAP3 platforms, the twl4030 IRQ line is connected
|
| /rk3399_rockchip-uboot/doc/device-tree-bindings/spi/ |
| H A D | spi-cadence.txt | 12 connected flash properties
|
| /rk3399_rockchip-uboot/board/sunxi/ |
| H A D | README.sunxi64 | 67 2) Try to read 32KB from sector 16 (@8K) of memory connected to the MMC2
70 3) Initialize the SPI0 controller and try to access a NOR flash connected to
110 can be connected to the SPI0/CS0 pins on the PI-2 headers.
113 or get an adaptor and use a regular A-microB cable connected to it. Other
114 boards often have a proper micro-B USB socket connected to the USB OTB port.
|
| /rk3399_rockchip-uboot/drivers/thermal/ |
| H A D | Kconfig | 7 devices may be discrete but connected on a suitable bus.
|