Home
last modified time | relevance | path

Searched refs:clkctrl (Results 1 – 8 of 8) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/cpu/arm926ejs/mxs/
H A Dclock.c42 uint32_t clkctrl, clkseq, div; in mxs_get_pclk() local
45 clkctrl = readl(&clkctrl_regs->hw_clkctrl_cpu); in mxs_get_pclk()
48 if (clkctrl & in mxs_get_pclk()
57 div = (clkctrl & CLKCTRL_CPU_DIV_XTAL_MASK) >> in mxs_get_pclk()
65 div = clkctrl & CLKCTRL_CPU_DIV_CPU_MASK; in mxs_get_pclk()
75 uint32_t clkctrl; in mxs_get_hclk() local
77 clkctrl = readl(&clkctrl_regs->hw_clkctrl_hbus); in mxs_get_hclk()
80 if (clkctrl & CLKCTRL_HBUS_DIV_FRAC_EN) in mxs_get_hclk()
83 div = clkctrl & CLKCTRL_HBUS_DIV_MASK; in mxs_get_hclk()
92 uint32_t clkctrl, clkseq, div; in mxs_get_emiclk() local
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c88 unsigned int clkctrl; member
244 read_clkctrl = readl(&adpll->clkctrl); in pll_config()
245 writel((read_clkctrl | ADPLLJ_CLKCTRL_IDLE), &adpll->clkctrl); in pll_config()
251 read_clkctrl = readl(&adpll->clkctrl); in pll_config()
252 writel((read_clkctrl & ~ADPLLJ_CLKCTRL_TINITZ), &adpll->clkctrl); in pll_config()
259 read_clkctrl = readl(&adpll->clkctrl) & in pll_config()
269 writel((read_clkctrl | hs_mod), &adpll->clkctrl); in pll_config()
281 read_clkctrl = readl(&adpll->clkctrl) & ~ADPLLJ_CLKCTRL_CLKDCO; in pll_config()
284 &adpll->clkctrl); in pll_config()
287 read_clkctrl = readl(&adpll->clkctrl) & ~ADPLLJ_CLKCTRL_IDLE; in pll_config()
[all …]
H A Dclock.c121 u32 clkctrl, idlest = MODULE_CLKCTRL_IDLEST_DISABLED; in wait_for_clk_enable() local
126 clkctrl = readl(clkctrl_addr); in wait_for_clk_enable()
127 idlest = (clkctrl & MODULE_CLKCTRL_IDLEST_MASK) >> in wait_for_clk_enable()
131 clkctrl_addr, clkctrl); in wait_for_clk_enable()
149 u32 clkctrl, idlest = MODULE_CLKCTRL_IDLEST_FULLY_FUNCTIONAL; in wait_for_clk_disable() local
153 clkctrl = readl(clkctrl_addr); in wait_for_clk_disable()
154 idlest = (clkctrl & MODULE_CLKCTRL_IDLEST_MASK) >> in wait_for_clk_disable()
158 clkctrl_addr, clkctrl); in wait_for_clk_disable()
H A Dclock_am43xx.c56 u32 clkctrl, idlest = MODULE_CLKCTRL_IDLEST_DISABLED; in setup_clocks_for_console() local
71 clkctrl = readl(&cmwkup->wkup_uart0ctrl); in setup_clocks_for_console()
72 idlest = (clkctrl & MODULE_CLKCTRL_IDLEST_MASK) >> in setup_clocks_for_console()
/rk3399_rockchip-uboot/drivers/video/exynos/
H A Dexynos_mipi_dsi_lowlevel.c296 unsigned int reg = (readl(&mipi_dsim->clkctrl)) & in exynos_mipi_dsi_enable_pll_bypass()
301 writel(reg, &mipi_dsim->clkctrl); in exynos_mipi_dsi_enable_pll_bypass()
360 unsigned int reg = (readl(&mipi_dsim->clkctrl)) & in exynos_mipi_dsi_set_byte_clock_src()
365 writel(reg, &mipi_dsim->clkctrl); in exynos_mipi_dsi_set_byte_clock_src()
373 unsigned int reg = (readl(&mipi_dsim->clkctrl)) & in exynos_mipi_dsi_enable_byte_clock()
378 writel(reg, &mipi_dsim->clkctrl); in exynos_mipi_dsi_enable_byte_clock()
386 unsigned int reg = (readl(&mipi_dsim->clkctrl)) & in exynos_mipi_dsi_set_esc_clk_prs()
393 writel(reg, &mipi_dsim->clkctrl); in exynos_mipi_dsi_set_esc_clk_prs()
401 unsigned int reg = readl(&mipi_dsim->clkctrl); in exynos_mipi_dsi_enable_esc_clk_on_lane()
408 writel(reg, &mipi_dsim->clkctrl); in exynos_mipi_dsi_enable_esc_clk_on_lane()
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-omap2/
H A Dclocks-common.c679 u32 clkctrl, idlest = MODULE_CLKCTRL_IDLEST_DISABLED; in wait_for_clk_enable() local
685 clkctrl = readl(clkctrl_addr); in wait_for_clk_enable()
686 idlest = (clkctrl & MODULE_CLKCTRL_IDLEST_MASK) >> in wait_for_clk_enable()
690 clkctrl_addr, clkctrl); in wait_for_clk_enable()
708 u32 clkctrl, idlest = MODULE_CLKCTRL_IDLEST_FULLY_FUNCTIONAL; in wait_for_clk_disable() local
712 clkctrl = readl(clkctrl_addr); in wait_for_clk_disable()
713 idlest = (clkctrl & MODULE_CLKCTRL_IDLEST_MASK) >> in wait_for_clk_disable()
717 clkctrl_addr, clkctrl); in wait_for_clk_disable()
H A Demif-common.c1371 u32 val, i, clkctrl; in do_bug0039_workaround() local
1384 clkctrl = __raw_readl((*prcm)->cm_memif_clkstctrl); in do_bug0039_workaround()
1402 __raw_writel(clkctrl, (*prcm)->cm_memif_clkstctrl); in do_bug0039_workaround()
/rk3399_rockchip-uboot/arch/arm/mach-exynos/include/mach/
H A Ddsim.h18 unsigned int clkctrl; member