Home
last modified time | relevance | path

Searched refs:PLL_LOCKED (Results 1 – 7 of 7) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/mach-exynos/
H A Dclock_init_exynos5.c827 while ((readl(&clk->apll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
843 while ((readl(&clk->kpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
853 while ((readl(&clk->mpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
860 while ((readl(&clk->dpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
868 while ((readl(&clk->epll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
875 while ((readl(&clk->cpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
882 while ((readl(&clk->ipll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
889 while ((readl(&clk->vpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
896 while ((readl(&clk->bpll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
903 while ((readl(&clk->spll_con0) & PLL_LOCKED) == 0) in exynos5420_system_clock_init()
[all …]
H A Dexynos5_setup.h158 #define PLL_LOCKED (1 << 29) macro
/rk3399_rockchip-uboot/arch/arm/mach-exynos/include/mach/
H A Ddp_info.h90 PLL_LOCKED enumerator
/rk3399_rockchip-uboot/drivers/video/drm/
H A Danalogix_dp.h558 PLL_LOCKED enumerator
H A Danalogix_dp_reg.c244 return PLL_LOCKED; in analogix_dp_get_pll_lock_status()
/rk3399_rockchip-uboot/drivers/video/exynos/
H A Dexynos_dp.c814 if (ret != PLL_LOCKED) { in exynos_dp_config_video()
H A Dexynos_dp_lowlevel.c250 return PLL_LOCKED; in exynos_dp_get_pll_lock_status()