Home
last modified time | relevance | path

Searched refs:pc (Results 1 – 25 of 141) sorted by relevance

123456

/rk3399_ARM-atf/plat/arm/common/aarch64/
H A Dexecution_state_switch.c43 u_register_t spsr, pc, scr, sctlr; in arm_execution_state_switch() local
49 pc = (u_register_t) (((uint64_t) pc_hi << 32) | pc_lo); in arm_execution_state_switch()
50 if (arm_validate_ns_entrypoint(pc) != 0) in arm_execution_state_switch()
72 pc = pc_lo; in arm_execution_state_switch()
75 thumb = (pc & 1U) != 0U; in arm_execution_state_switch()
78 pc = (((u_register_t) pc_hi) << 32) | pc_lo; in arm_execution_state_switch()
82 if (((pc & 0x3U) != 0U) && !thumb) in arm_execution_state_switch()
152 ep.pc = pc; in arm_execution_state_switch()
H A Darm_bl2_mem_params_desc.c46 .ep_info.pc = EL3_PAYLOAD_BASE,
66 .ep_info.pc = BL31_BASE,
112 .ep_info.pc = RMM_BASE,
128 .ep_info.pc = BL32_BASE,
198 .ep_info.pc = PRELOADED_BL33_BASE,
203 .ep_info.pc = PLAT_ARM_NS_IMAGE_BASE,
/rk3399_ARM-atf/lib/libc/
H A Dqsort.c106 char *pa, *pb, *pc, *pd, *pl, *pm, *pn; in local_qsort() local
140 pc = pd = (char *)a + (n - 1) * es; in local_qsort()
142 while (pb <= pc && (cmp_result = CMP(thunk, pb, a)) <= 0) { in local_qsort()
150 while (pb <= pc && (cmp_result = CMP(thunk, pc, a)) >= 0) { in local_qsort()
153 swapfunc(pc, pd, es); in local_qsort()
156 pc -= es; in local_qsort()
158 if (pb > pc) in local_qsort()
160 swapfunc(pb, pc, es); in local_qsort()
163 pc -= es; in local_qsort()
182 d1 = MIN(pd - pc, pn - pd - (ssize_t)es); in local_qsort()
[all …]
/rk3399_ARM-atf/services/spd/pncd/
H A Dpncd_common.c25 uint64_t pc, in pncd_init_pnc_ep_state() argument
33 assert(pc); in pncd_init_pnc_ep_state()
47 pnc_entry_point->pc = pc; in pncd_init_pnc_ep_state()
/rk3399_ARM-atf/plat/brcm/common/
H A Dbrcm_bl2_mem_params_desc.c46 .ep_info.pc = BL31_BASE,
72 .ep_info.pc = BL32_BASE,
89 .ep_info.pc = PRELOADED_BL33_BASE,
94 .ep_info.pc = PLAT_BRCM_NS_IMAGE_OFFSET,
/rk3399_ARM-atf/lib/libc/aarch32/
H A Dmemset.S52 popeq {r4, pc} /* return if 0 */
55 popeq {r4, pc} /* return if 16 */
59 popeq {r4, pc} /* return if 8 or 4 */
63 pop {r4, pc}
/rk3399_ARM-atf/services/spd/tspd/
H A Dtspd_common.c26 uint64_t pc, in tspd_init_tsp_ep_state() argument
34 assert(pc); in tspd_init_tsp_ep_state()
56 tsp_entry_point->pc = pc; in tspd_init_tsp_ep_state()
/rk3399_ARM-atf/plat/xilinx/zynqmp/
H A Dbl31_zynqmp_setup.c60 bl32_image_ep_info.pc = BL32_BASE; in bl31_set_default_config()
62 bl33_image_ep_info.pc = plat_get_ns_image_entrypoint(); in bl31_set_default_config()
146 if (bl32_image_ep_info.pc != 0U) { in bl31_early_platform_setup2()
147 NOTICE("BL31: Secure code at 0x%lx\n", bl32_image_ep_info.pc); in bl31_early_platform_setup2()
149 if (bl33_image_ep_info.pc != 0U) { in bl31_early_platform_setup2()
150 NOTICE("BL31: Non secure code at 0x%lx\n", bl33_image_ep_info.pc); in bl31_early_platform_setup2()
/rk3399_ARM-atf/services/spd/opteed/
H A Dopteed_common.c23 uint32_t rw, uint64_t pc, uint64_t arg0, in opteed_init_optee_ep_state() argument
32 assert(pc); in opteed_init_optee_ep_state()
46 optee_entry_point->pc = pc; in opteed_init_optee_ep_state()
/rk3399_ARM-atf/plat/imx/imx8m/imx8mp/
H A Dimx8mp_bl2_mem_params_desc.c18 .ep_info.pc = BL31_BASE,
33 .ep_info.pc = BL32_BASE,
76 .ep_info.pc = PLAT_NS_IMAGE_OFFSET,
82 .ep_info.pc = PLAT_NS_IMAGE_OFFSET,
/rk3399_ARM-atf/plat/imx/imx8m/imx8mm/
H A Dimx8mm_bl2_mem_params_desc.c18 .ep_info.pc = BL31_BASE,
33 .ep_info.pc = BL32_BASE,
76 .ep_info.pc = PLAT_NS_IMAGE_OFFSET,
82 .ep_info.pc = PLAT_NS_IMAGE_OFFSET,
/rk3399_ARM-atf/plat/marvell/armada/common/aarch64/
H A Dmarvell_bl2_mem_params_desc.c48 .ep_info.pc = EL3_PAYLOAD_BASE,
68 .ep_info.pc = BL31_BASE,
94 .ep_info.pc = BL32_BASE,
150 .ep_info.pc = PRELOADED_BL33_BASE,
155 .ep_info.pc = MARVELL_DRAM_BASE,
/rk3399_ARM-atf/plat/hisilicon/hikey/
H A Dhikey_bl2_mem_params_desc.c47 .ep_info.pc = EL3_PAYLOAD_BASE,
67 .ep_info.pc = BL31_BASE,
93 .ep_info.pc = BL32_BASE,
149 .ep_info.pc = PRELOADED_BL33_BASE,
154 .ep_info.pc = HIKEY_NS_IMAGE_OFFSET,
/rk3399_ARM-atf/plat/hisilicon/poplar/
H A Dbl2_plat_mem_params_desc.c47 .ep_info.pc = EL3_PAYLOAD_BASE,
67 .ep_info.pc = BL31_BASE,
93 .ep_info.pc = BL32_BASE,
149 .ep_info.pc = PRELOADED_BL33_BASE,
154 .ep_info.pc = PLAT_POPLAR_NS_IMAGE_OFFSET,
H A Dbl31_plat_setup.c52 if (next_image_info->pc) in bl31_plat_get_next_image_ep_info()
104 if (bl33_image_ep_info.pc == 0) in bl31_early_platform_setup2()
131 bl33_image_ep_info.pc, bl33_image_ep_info.args.arg2); in bl31_plat_arch_setup()
/rk3399_ARM-atf/plat/socionext/uniphier/
H A Duniphier_image_desc.c48 .ep_info.pc = UNIPHIER_BL31_OFFSET,
70 .ep_info.pc = UNIPHIER_BL32_OFFSET,
88 .ep_info.pc = UNIPHIER_BL33_OFFSET,
108 uniphier_image_descs[i].ep_info.pc += mem_base; in REGISTER_BL_IMAGE_DESCS()
/rk3399_ARM-atf/services/spd/tlkd/
H A Dtlkd_common.c82 uint64_t pc, in tlkd_init_tlk_ep_state() argument
90 assert(pc); in tlkd_init_tlk_ep_state()
111 tlk_entry_point->pc = pc; in tlkd_init_tlk_ep_state()
/rk3399_ARM-atf/plat/rpi/rpi3/aarch64/
H A Drpi3_bl2_mem_params_desc.c30 .ep_info.pc = BL31_BASE,
57 .ep_info.pc = BL32_BASE,
118 .ep_info.pc = PRELOADED_BL33_BASE,
124 .ep_info.pc = PLAT_RPI3_NS_IMAGE_OFFSET,
/rk3399_ARM-atf/plat/hisilicon/hikey960/
H A Dhikey960_bl2_mem_params_desc.c47 .ep_info.pc = EL3_PAYLOAD_BASE,
67 .ep_info.pc = BL31_BASE,
93 .ep_info.pc = BL32_BASE,
165 .ep_info.pc = PRELOADED_BL33_BASE,
170 .ep_info.pc = NS_BL1U_BASE,
/rk3399_ARM-atf/plat/socionext/synquacer/
H A Dsq_image_desc.c26 .ep_info.pc = BL31_BASE,
43 .ep_info.pc = BL32_BASE,
60 .ep_info.pc = PLAT_SQ_BL33_BASE,
/rk3399_ARM-atf/plat/imx/imx7/common/
H A Dimx7_bl2_mem_params_desc.c20 .ep_info.pc = BL32_BASE,
63 .ep_info.pc = PRELOADED_BL33_BASE,
69 .ep_info.pc = BL33_BASE,
/rk3399_ARM-atf/plat/qti/common/src/
H A Dqti_image_desc.c26 .ep_info.pc = BL31_BASE,
43 .ep_info.pc = BL32_BASE,
60 .ep_info.pc = BL33_BASE,
/rk3399_ARM-atf/plat/qemu/common/
H A Dqemu_bl2_mem_params_desc.c40 .ep_info.pc = EL3_PAYLOAD_BASE,
57 .ep_info.pc = BL31_BASE,
83 .ep_info.pc = RMM_BASE,
107 .ep_info.pc = BL32_BASE,
207 .ep_info.pc = PRELOADED_BL33_BASE,
212 .ep_info.pc = NS_IMAGE_OFFSET,
/rk3399_ARM-atf/plat/arm/common/aarch32/
H A Darm_bl2_mem_params_desc.c45 .ep_info.pc = BL32_BASE,
73 .ep_info.pc = PRELOADED_BL33_BASE,
78 .ep_info.pc = PLAT_ARM_NS_IMAGE_BASE,
/rk3399_ARM-atf/plat/nxp/common/setup/
H A Dls_bl31_setup.c66 next_image_info->pc = _get_test_entry(); in bl31_plat_get_next_image_ep_info()
71 if (next_image_info->pc != 0U) { in bl31_plat_get_next_image_ep_info()
104 bl33_image_ep_info.pc = _get_test_entry(); in bl31_early_platform_setup2()
158 if (bl33_image_ep_info.pc == 0) { in bl31_early_platform_setup2()

123456