Home
last modified time | relevance | path

Searched refs:num_channels (Results 1 – 6 of 6) sorted by relevance

/rk3399_ARM-atf/drivers/arm/mhu/
H A Dmhu_wrapper_v3_x.c64 uint8_t num_channels; in signal_and_wait_for_clear() local
74 MHU_V3_X_CHANNEL_TYPE_DBCH, &num_channels); in signal_and_wait_for_clear()
81 err = mhu_v3_x_doorbell_read(dev, num_channels - 1, &read_val); in signal_and_wait_for_clear()
88 err = mhu_v3_x_doorbell_write(dev, num_channels - 1, value); in signal_and_wait_for_clear()
95 err = mhu_v3_x_doorbell_read(dev, num_channels - 1, &read_val); in signal_and_wait_for_clear()
110 uint8_t num_channels; in wait_for_signal() local
119 MHU_V3_X_CHANNEL_TYPE_DBCH, &num_channels); in wait_for_signal()
125 err = mhu_v3_x_doorbell_read(dev, num_channels - 1, &read_val); in wait_for_signal()
139 uint8_t num_channels; in clear_and_wait_for_signal() local
148 MHU_V3_X_CHANNEL_TYPE_DBCH, &num_channels); in clear_and_wait_for_signal()
[all …]
H A Dmhu_wrapper_v2_x.c91 uint32_t num_channels = mhu_v2_x_get_num_channel_implemented(dev); in clear_and_wait_for_next_signal() local
95 for (i = 0; i < num_channels; ++i) { in clear_and_wait_for_next_signal()
120 uint32_t num_channels, i; in mhu_init_receiver() local
131 num_channels = mhu_v2_x_get_num_channel_implemented(&MHU1_SEH_DEV); in mhu_init_receiver()
134 for (i = 0; i < (num_channels - 1); ++i) { in mhu_init_receiver()
143 &MHU1_SEH_DEV, (num_channels - 1), UINT32_MAX); in mhu_init_receiver()
167 uint32_t num_channels = mhu_v2_x_get_num_channel_implemented(dev); in mhu_send_data() local
195 if (++chan == (num_channels - 1)) { in mhu_send_data()
240 uint32_t num_channels = mhu_v2_x_get_num_channel_implemented(dev); in mhu_receive_data() local
281 if (++chan == (num_channels - 1) && (message_len - i) > 4) { in mhu_receive_data()
[all …]
/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/dram/
H A Ddram.h143 unsigned char num_channels; member
H A Ddram.c21 sdram_config.num_channels = SYS_REG_DEC_NUM_CH(os_reg2_val); in dram_init()
H A Dsuspend.c562 ch_count = sdram_params->num_channels; in dram_switch_to_next_index()
745 for (ch = 0; ch < sdram_params->num_channels; ch++) { in dmc_suspend()
811 for (channel = 0; channel < sdram_params->num_channels; channel++) { in dmc_resume()
831 for (channel = 0; channel < sdram_params->num_channels; channel++) { in dmc_resume()
H A Ddfs.c186 for (i = 0; i < sdram_params->num_channels; i++) { in sdram_timing_cfg_init()
195 ptiming_config->ch_cnt = sdram_params->num_channels; in sdram_timing_cfg_init()