Home
last modified time | relevance | path

Searched refs:cmd_data (Results 1 – 6 of 6) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/spm/version/pmic_wrap/v1/
H A Dmt_spm_pmic_wrap.c20 uint32_t cmd_addr, cmd_data; in mt_spm_pmic_wrap_set_phase() local
33 cmd_data = current_phase->cmd[idx].cmd_data; in mt_spm_pmic_wrap_set_phase()
36 (cmd_addr << SPM_DATA_SHIFT) | cmd_data); in mt_spm_pmic_wrap_set_phase()
42 unsigned int idx, unsigned int cmd_data) in mt_spm_pmic_wrap_set_cmd() argument
57 current_phase->cmd[idx].cmd_data = cmd_data; in mt_spm_pmic_wrap_set_cmd()
61 (cmd_addr << SPM_DATA_SHIFT) | cmd_data); in mt_spm_pmic_wrap_set_cmd()
76 return pmic_wrap->phase[phase].cmd[idx].cmd_data; in mt_spm_pmic_wrap_get_cmd()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/version/pmic_wrap/inc/
H A Dmt_spm_pmic_wrap.h13 uint32_t cmd_data; member
28 unsigned int idx, unsigned int cmd_data);
/rk3399_ARM-atf/drivers/st/clk/
H A Dclk-stm32mp2.c1991 uint32_t cmd, cmd_data; in stm32mp2_clk_flexgen_configure() local
1995 cmd_data = val & ~CMD_MASK; in stm32mp2_clk_flexgen_configure()
2001 channel = (cmd_data & FLEX_ID_MASK) >> FLEX_ID_SHIFT; in stm32mp2_clk_flexgen_configure()
2002 clk_src = (cmd_data & FLEX_SEL_MASK) >> FLEX_SEL_SHIFT; in stm32mp2_clk_flexgen_configure()
2003 pdiv = (cmd_data & FLEX_PDIV_MASK) >> FLEX_PDIV_SHIFT; in stm32mp2_clk_flexgen_configure()
2004 fdiv = (cmd_data & FLEX_FDIV_MASK) >> FLEX_FDIV_SHIFT; in stm32mp2_clk_flexgen_configure()
2163 uint32_t cmd_data = val & ~CMD_MASK; in stm32_clk_configure() local
2168 ret = stm32_clk_configure_div(priv, cmd_data); in stm32_clk_configure()
2172 ret = stm32_clk_configure_mux(priv, cmd_data); in stm32_clk_configure()
2176 ret = stm32_clk_configure_clk(priv, cmd_data); in stm32_clk_configure()
H A Dclk-stm32mp13.c1119 uint32_t cmd, cmd_data; in stm32_clk_source_configure() local
1131 cmd_data = val & ~CMD_MASK; in stm32_clk_source_configure()
1135 ret = stm32_clk_configure_mux(priv, cmd_data); in stm32_clk_source_configure()
1139 clk_id = stm32_clk_configure_clk_get_binding_id(priv, cmd_data); in stm32_clk_source_configure()
1147 ret = stm32_clk_configure_clk(priv, cmd_data); in stm32_clk_source_configure()
H A Dstm32mp1_clk.c2115 uint32_t cmd, cmd_data; in stm32_clk_source_configure() local
2133 cmd_data = val & ~CMD_MASK; in stm32_clk_source_configure()
2137 ret = stm32_clk_configure_mux(priv, cmd_data); in stm32_clk_source_configure()
2141 ret = stm32_clk_configure_clk(priv, cmd_data); in stm32_clk_source_configure()
/rk3399_ARM-atf/plat/intel/soc/common/
H A Dsocfpga_sip_svc.c1212 uint32_t cmd_data = 0U; local
1217 cmd_data = (chip_sel << MBOX_QSPI_SET_CS_OFFSET) |
1224 &cmd_data,
1255 uint32_t cmd_data[2] = {qspi_addr, qspi_nwords}; local
1260 cmd_data,
1261 sizeof(cmd_data) / MBOX_WORD_BYTE,
1316 uint32_t cmd_data[2] = {qspi_addr, qspi_nwords}; local
1321 cmd_data,
1322 sizeof(cmd_data) / MBOX_WORD_BYTE,