Searched refs:bl2_tzram_layout (Results 1 – 9 of 9) sorted by relevance
| /rk3399_ARM-atf/plat/hisilicon/poplar/ |
| H A D | bl1_plat_setup.c | 30 static meminfo_t bl2_tzram_layout; variable
56 bl2_tzram_layout.total_base = BL2_BASE; in bl1_plat_handle_post_image_load()
57 bl2_tzram_layout.total_size = BL32_LIMIT - BL2_BASE; in bl1_plat_handle_post_image_load()
59 flush_dcache_range((uintptr_t)&bl2_tzram_layout, sizeof(meminfo_t)); in bl1_plat_handle_post_image_load()
61 ep_info->args.arg1 = (uintptr_t)&bl2_tzram_layout; in bl1_plat_handle_post_image_load()
64 (void *)&bl2_tzram_layout); in bl1_plat_handle_post_image_load()
|
| H A D | bl2_plat_setup.c | 27 static meminfo_t bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
186 bl2_tzram_layout = *mem_layout; in bl2_early_platform_setup2()
200 plat_configure_mmu_el1(bl2_tzram_layout.total_base, in bl2_plat_arch_setup()
201 bl2_tzram_layout.total_size, in bl2_plat_arch_setup()
|
| /rk3399_ARM-atf/plat/marvell/armada/common/ |
| H A D | marvell_bl2_setup.c | 27 static meminfo_t bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
37 return &bl2_tzram_layout; in bl2_plat_sec_mem_layout()
52 bl2_tzram_layout = *mem_layout; in marvell_bl2_early_platform_setup()
79 marvell_setup_page_tables(bl2_tzram_layout.total_base, in marvell_bl2_plat_arch_setup()
80 bl2_tzram_layout.total_size, in marvell_bl2_plat_arch_setup()
|
| /rk3399_ARM-atf/plat/brcm/common/ |
| H A D | brcm_bl2_setup.c | 22 static meminfo_t bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
54 bl2_tzram_layout = *mem_layout; in bcm_bl2_early_platform_setup()
102 MAP_REGION_FLAT(bl2_tzram_layout.total_base, in bcm_bl2_plat_arch_setup()
103 bl2_tzram_layout.total_size, in bcm_bl2_plat_arch_setup()
|
| /rk3399_ARM-atf/plat/rpi/rpi3/ |
| H A D | rpi3_bl2_setup.c | 26 static meminfo_t bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
76 bl2_tzram_layout = *mem_layout; in bl2_early_platform_setup2()
101 rpi3_setup_page_tables(bl2_tzram_layout.total_base, in bl2_plat_arch_setup()
102 bl2_tzram_layout.total_size, in bl2_plat_arch_setup()
|
| /rk3399_ARM-atf/plat/arm/common/ |
| H A D | arm_bl2_setup.c | 33 static meminfo_t bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
90 bl2_tzram_layout.total_base, \
91 bl2_tzram_layout.total_size, \
118 bl2_tzram_layout = *(meminfo_t *)transfer_list_entry_data(te); in arm_bl2_early_platform_setup()
124 bl2_tzram_layout = *(meminfo_t *)arg1; in arm_bl2_early_platform_setup()
|
| /rk3399_ARM-atf/plat/qemu/common/ |
| H A D | qemu_bl2_setup.c | 31 bl2_tzram_layout.total_base, \
32 bl2_tzram_layout.total_size, \
54 static meminfo_t bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
66 bl2_tzram_layout = *mem_layout; in bl2_early_platform_setup2()
|
| /rk3399_ARM-atf/plat/renesas/rzg/ |
| H A D | bl2_plat_setup.c | 108 static meminfo_t bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
423 return &bl2_tzram_layout; in bl2_plat_sec_mem_layout()
867 bl2_tzram_layout.total_base = BL31_BASE; in bl2_el3_early_platform_setup()
868 bl2_tzram_layout.total_size = BL31_LIMIT - BL31_BASE; in bl2_el3_early_platform_setup()
|
| /rk3399_ARM-atf/plat/renesas/rcar/ |
| H A D | bl2_plat_setup.c | 114 static meminfo_t bl2_tzram_layout __aligned(CACHE_WRITEBACK_GRANULE);
644 return &bl2_tzram_layout; in bl2_plat_sec_mem_layout()
1256 bl2_tzram_layout.total_base = BL31_BASE; in bl2_el3_early_platform_setup()
1257 bl2_tzram_layout.total_size = BL31_LIMIT - BL31_BASE; in bl2_el3_early_platform_setup()
|