Home
last modified time | relevance | path

Searched refs:TZC_REGION_ACCESS_RDWR (Results 1 – 8 of 8) sorted by relevance

/rk3399_ARM-atf/include/dt-bindings/soc/
H A Dstm32mp15-tzc400.h24 (TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_A7_ID) | \
25 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_GPU_ID) | \
26 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_LCD_ID) | \
27 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_MDMA_ID) | \
28 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_M4_ID) | \
29 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_DMA_ID) | \
30 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_USB_HOST_ID) | \
31 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_USB_OTG_ID) | \
32 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_SDMMC_ID) | \
33 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_ETH_ID) | \
[all …]
H A Dstm32mp13-tzc400.h24 (TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_A7_ID) | \
25 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_LCD_ID) | \
26 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_MDMA_ID) | \
27 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_DMA_ID) | \
28 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_USB_HOST_ID) | \
29 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_USB_OTG_ID) | \
30 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_SDMMC_ID) | \
31 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_ETH_ID) | \
32 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_DCMIPP_ID) | \
33 TZC_REGION_ACCESS_RDWR(STM32MP1_TZC_DAP_ID))
/rk3399_ARM-atf/plat/arm/board/neoverse_rd/platform/rdn2/include/
H A Dplatform_def.h59 (TZC_REGION_ACCESS_RDWR(TZC_NSAID_ALL_AP)) | \
60 (TZC_REGION_ACCESS_RDWR(TZC_NSAID_HDLCD0)) | \
61 (TZC_REGION_ACCESS_RDWR(TZC_NSAID_PCI)) | \
62 (TZC_REGION_ACCESS_RDWR(TZC_NSAID_DMA)) | \
63 (TZC_REGION_ACCESS_RDWR(TZC_NSAID_DMA2)) | \
64 (TZC_REGION_ACCESS_RDWR(TZC_NSAID_AP)) | \
65 (TZC_REGION_ACCESS_RDWR(TZC_NSAID_CLCD)) | \
66 (TZC_REGION_ACCESS_RDWR(TZC_NSAID_VIRTIO))
/rk3399_ARM-atf/plat/arm/board/juno/include/
H A Dplatform_def.h295 TZC_REGION_ACCESS_RDWR(TZC400_NSAID_CCI400) | \
296 TZC_REGION_ACCESS_RDWR(TZC400_NSAID_PCIE) | \
297 TZC_REGION_ACCESS_RDWR(TZC400_NSAID_HDLCD0) | \
298 TZC_REGION_ACCESS_RDWR(TZC400_NSAID_HDLCD1) | \
299 TZC_REGION_ACCESS_RDWR(TZC400_NSAID_USB) | \
300 TZC_REGION_ACCESS_RDWR(TZC400_NSAID_DMA330) | \
301 TZC_REGION_ACCESS_RDWR(TZC400_NSAID_THINLINKS) | \
302 TZC_REGION_ACCESS_RDWR(TZC400_NSAID_AP) | \
303 TZC_REGION_ACCESS_RDWR(TZC400_NSAID_GPU) | \
304 TZC_REGION_ACCESS_RDWR(TZC400_NSAID_CORESIGHT))
/rk3399_ARM-atf/plat/arm/board/juno/
H A Djuno_tzmp1_def.h54 (TZC_REGION_ACCESS_RDWR(JUNO_TZC400_NSAID_FPGA_MEDIA_SECURE) | \
58 (TZC_REGION_ACCESS_RDWR(JUNO_TZC400_NSAID_FPGA_VIDEO_PROTECTED))
61 (TZC_REGION_ACCESS_RDWR(JUNO_TZC400_NSAID_FPGA_VIDEO_PRIVATE))
H A Djuno_ethosn_tzmp1_def.h38 (TZC_REGION_ACCESS_RDWR(JUNO_ETHOSN_TZC400_NSAID_FW_PROT))
40 (TZC_REGION_ACCESS_RDWR(JUNO_ETHOSN_TZC400_NSAID_DATA_RW_PROT) | \
/rk3399_ARM-atf/plat/arm/board/fvp/include/
H A Dplatform_def.h483 TZC_REGION_ACCESS_RDWR(FVP_NSAID_DEFAULT) | \
484 TZC_REGION_ACCESS_RDWR(FVP_NSAID_PCI) | \
485 TZC_REGION_ACCESS_RDWR(FVP_NSAID_AP) | \
486 TZC_REGION_ACCESS_RDWR(FVP_NSAID_VIRTIO) | \
487 TZC_REGION_ACCESS_RDWR(FVP_NSAID_VIRTIO_OLD))
/rk3399_ARM-atf/include/drivers/arm/
H A Dtzc_common.h81 #define TZC_REGION_ACCESS_RDWR(nsaid) \ macro