Home
last modified time | relevance | path

Searched refs:CPUSYS0_CPU3_SPMC_CTL (Results 1 – 5 of 5) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/mcusys/v1/
H A Dmcucfg.h31 #define CPUSYS0_CPU3_SPMC_CTL (MCUCFG_BASE + 0x1C3C) macro
/rk3399_ARM-atf/plat/mediatek/mt8192/include/
H A Dmcucfg.h58 #define CPUSYS0_CPU3_SPMC_CTL MCUCFG_REG(0x1c3C) macro
/rk3399_ARM-atf/plat/mediatek/mt8195/include/
H A Dmcucfg.h58 #define CPUSYS0_CPU3_SPMC_CTL MCUCFG_REG(0x1c3C) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/include/
H A Dmcucfg.h58 #define CPUSYS0_CPU3_SPMC_CTL MCUCFG_REG(0x1c3C) macro
/rk3399_ARM-atf/plat/mediatek/include/drivers/mcusys/v1/
H A Dmcucfg.h56 #define CPUSYS0_CPU3_SPMC_CTL (MCUCFG_BASE + 0x1C3C) macro