Home
last modified time | relevance | path

Searched refs:CPUIDLE_SRAM_REG (Results 1 – 5 of 5) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/cpcv5_4/
H A Dmt_cpu_pm_cpc.h18 #define CPUIDLE_SRAM_REG(r) (0x11B000 + (r)) macro
23 #define CPC_TRACE_SRAM(id) (CPUIDLE_SRAM_REG(0x10) + (id) * CPC_TRACE_SIZE)
26 #define SYSRAM_RECENT_CPU_CNT(i) CPUIDLE_SRAM_REG(4 * (i) + 0x1B0)
27 #define SYSRAM_RECENT_CLUSTER_CNT CPUIDLE_SRAM_REG(0x1D0)
28 #define SYSRAM_RECENT_MCUSYS_CNT CPUIDLE_SRAM_REG(0x1D4)
29 #define SYSRAM_RECENT_CNT_TS_L CPUIDLE_SRAM_REG(0x1D8)
30 #define SYSRAM_RECENT_CNT_TS_H CPUIDLE_SRAM_REG(0x1DC)
31 #define SYSRAM_CPUSYS_CNT CPUIDLE_SRAM_REG(0x1E8)
32 #define SYSRAM_MCUSYS_CNT CPUIDLE_SRAM_REG(0x1EC)
33 #define SYSRAM_CLUSTER_CNT_BACKUP CPUIDLE_SRAM_REG(0x1F0)
/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/cpcv3_2/
H A Dmt_cpu_pm_cpc.h18 #define CPUIDLE_SRAM_REG(r) (CPU_IDLE_SRAM_BASE + (r)) macro
23 #define CPC_TRACE_SRAM(id) (CPUIDLE_SRAM_REG(0x10) + (id) * CPC_TRACE_SIZE)
26 #define CPC_CLUSTER_CNT_BACKUP CPUIDLE_SRAM_REG(0x1f0)
27 #define CPC_MCUSYS_CNT CPUIDLE_SRAM_REG(0x1f4)
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/mcdi/
H A Dmt_cpu_pm_cpc.h18 #define CPUIDLE_SRAM_REG(r) (0x11B000 + (r)) macro
23 #define CPC_TRACE_SRAM(id) (CPUIDLE_SRAM_REG(0x10) + (id) * CPC_TRACE_SIZE)
26 #define CPC_CLUSTER_CNT_BACKUP CPUIDLE_SRAM_REG(0x1F0)
27 #define CPC_MCUSYS_CNT CPUIDLE_SRAM_REG(0x1F4)
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/mcdi/
H A Dmt_cpu_pm_cpc.h18 #define CPUIDLE_SRAM_REG(r) (uint32_t)(MTK_MCDI_SRAM_BASE + (r)) macro
23 #define CPC_TRACE_SRAM(id) (CPUIDLE_SRAM_REG(0x10) + (id) * CPC_TRACE_SIZE)
26 #define CPC_CLUSTER_CNT_BACKUP CPUIDLE_SRAM_REG(0x1F0)
27 #define CPC_MCUSYS_CNT CPUIDLE_SRAM_REG(0x1F4)
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/mcdi/
H A Dmt_cpu_pm_cpc.h18 #define CPUIDLE_SRAM_REG(r) (uint32_t)(MTK_MCDI_SRAM_BASE + (r)) macro
23 #define CPC_TRACE_SRAM(id) (CPUIDLE_SRAM_REG(0x10) + (id) * CPC_TRACE_SIZE)
26 #define CPC_CLUSTER_CNT_BACKUP CPUIDLE_SRAM_REG(0x1F0)
27 #define CPC_MCUSYS_CNT CPUIDLE_SRAM_REG(0x1F4)