Home
last modified time | relevance | path

Searched refs:CLK_SCP_CFG_0 (Results 1 – 7 of 7) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm.c39 #define CLK_SCP_CFG_0 (TOPCKGEN_BASE + 0x264) macro
91 mmio_setbits_32(CLK_SCP_CFG_0, SPM_CK_CONTROL_EN); in spm_boot_init()
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm.c39 #define CLK_SCP_CFG_0 (TOPCKGEN_BASE + 0x200) macro
95 mmio_setbits_32(CLK_SCP_CFG_0, SPM_CK_CONTROL_EN); in spm_boot_init()
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm.c40 #define CLK_SCP_CFG_0 (TOPCKGEN_BASE + 0x200) macro
101 mmio_setbits_32(CLK_SCP_CFG_0, SPM_CK_CONTROL_EN); in spm_boot_init()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm.h17 #define CLK_SCP_CFG_0 (CKSYS_BASE + 0x200) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm.h17 #define CLK_SCP_CFG_0 (CKSYS_BASE + 0x1A0) macro
/rk3399_ARM-atf/plat/mediatek/mt8183/include/
H A Dplatform_def.h43 #define CLK_SCP_CFG_0 (TOPCKGEN_BASE + 0x200) macro
/rk3399_ARM-atf/plat/mediatek/mt8183/drivers/spm/
H A Dspm.c354 mmio_setbits_32(CLK_SCP_CFG_0, SPM_CK_OFF_CONTROL); in spm_boot_init()