Home
last modified time | relevance | path

Searched refs:ULL (Results 1 – 11 of 11) sorted by relevance

/optee_os/core/arch/arm/plat-qcom/
H A Dplatform_config.h18 #define DRAM1_BASE ULL(0x100000000)
19 #define DRAM1_SIZE ULL(0x100000000)
22 #define RAMBLUR_PIMEM_VAULT_TA_BASE ULL(0xc1800000)
23 #define RAMBLUR_PIMEM_VAULT_TA_SIZE ULL(0x01c00000)
/optee_os/lib/libutils/isoc/include/
H A Dstdint.h173 #define ULL(v) v
179 #define ULL(v) v ## ULL macro
194 #define UINT64_C(v) ULL(v)
/optee_os/core/arch/arm/plat-automotive_rd/
H A Dplatform_config.h20 #define DRAM1_BASE ULL(0x20000000000)
45 #define DRAM1_BASE ULL(0x8080000000)
/optee_os/core/drivers/crypto/stm32/
H A Dstm32_pka.c101 #define _PKA_RAM_ONCURVE_RES_YES ULL(0xD60D)
102 #define _PKA_RAM_ONCURVE_RES_NO ULL(0xA3B7)
103 #define _PKA_RAM_ONCURVE_RES_TOOBIG ULL(0xF946)
117 #define _PKA_RAM_KP_RES_SUCCESS ULL(0xD60D)
118 #define _PKA_RAM_KP_RES_FAIL ULL(0xCBC9)
136 #define _PKA_RAM_SIGN_RES_SUCCESS ULL(0xD60D)
137 #define _PKA_RAM_SIGN_RES_FAIL ULL(0xCBC9)
138 #define _PKA_RAM_SIGN_RES_R0 ULL(0xA3B7)
139 #define _PKA_RAM_SIGN_RES_S0 ULL(0xF946)
158 #define _PKA_RAM_VERIF_RES_VALID ULL(0xD60D)
[all …]
/optee_os/core/include/kernel/
H A Ddelay.h42 return ((uint64_t)us * (uint64_t)delay_cnt_freq()) / ULL(1000000); in delay_us2cnt()
/optee_os/core/arch/arm/include/
H A Darm.h59 #define MPIDR_AFFLVL_MASK ULL(0xff)
80 #define MPIDR_VCPU_MASK ULL(0xffffff)
H A Darm64.h248 #define ID_AA64PFR1_EL1_BT_MASK ULL(0xf)
249 #define FEAT_BTI_IMPLEMENTED ULL(0x1)
/optee_os/core/drivers/
H A Dstm32_cpu_opp.c347 freq_khz = freq_hz / ULL(1000); in stm32_cpu_opp_get_dt_subnode()
418 if (freq_khz_opp_def * ULL(1000) > clk_cpu) in stm32_cpu_opp_get_dt_subnode()
H A Dstm32_rtc.c181 #define YEAR_REF ULL(2000)
182 #define YEAR_MAX (YEAR_REF + ULL(99))
/optee_os/lib/libmbedtls/mbedtls/library/
H A Dsha512.c40 #define UL64(x) x##ULL
/optee_os/core/lib/qcbor/src/
H A Dqcbor_decode.c3292 UsefulInputBuf_Seek(&(pMe->InBuf), 0ULL); in QCBORDecode_Rewind()