Home
last modified time | relevance | path

Searched refs:RCC_DDRITFCR (Results 1 – 4 of 4) sorted by relevance

/optee_os/core/drivers/clk/
H A Dclk-stm32mp15.c332 _CLK_FIXED(SEC, RCC_DDRITFCR, 0, DDRC1, _ACLK),
333 _CLK_FIXED(SEC, RCC_DDRITFCR, 1, DDRC1LP, _ACLK),
334 _CLK_FIXED(SEC, RCC_DDRITFCR, 2, DDRC2, _ACLK),
335 _CLK_FIXED(SEC, RCC_DDRITFCR, 3, DDRC2LP, _ACLK),
336 _CLK_FIXED(SEC, RCC_DDRITFCR, 4, DDRPHYC, _PLL2_R),
337 _CLK_FIXED(SEC, RCC_DDRITFCR, 5, DDRPHYCLP, _PLL2_R),
338 _CLK_FIXED(SEC, RCC_DDRITFCR, 6, DDRCAPB, _PCLK4),
339 _CLK_FIXED(SEC, RCC_DDRITFCR, 7, DDRCAPBLP, _PCLK4),
340 _CLK_FIXED(SEC, RCC_DDRITFCR, 8, AXIDCG, _ACLK),
341 _CLK_FIXED(SEC, RCC_DDRITFCR, 9, DDRPHYCAPB, _PCLK4),
[all …]
H A Dclk-stm32mp13.c329 GATE_CFG(GATE_DDRC1, RCC_DDRITFCR, 0, 0),
330 GATE_CFG(GATE_DDRC1LP, RCC_DDRITFCR, 1, 0),
331 GATE_CFG(GATE_DDRPHYC, RCC_DDRITFCR, 4, 0),
332 GATE_CFG(GATE_DDRPHYCLP, RCC_DDRITFCR, 5, 0),
333 GATE_CFG(GATE_DDRCAPB, RCC_DDRITFCR, 6, 0),
334 GATE_CFG(GATE_DDRCAPBLP, RCC_DDRITFCR, 7, 0),
335 GATE_CFG(GATE_AXIDCG, RCC_DDRITFCR, 8, 0),
336 GATE_CFG(GATE_DDRPHYCAPB, RCC_DDRITFCR, 9, 0),
337 GATE_CFG(GATE_DDRPHYCAPBLP, RCC_DDRITFCR, 10, 0),
1416 io_clrsetbits32(priv->base + RCC_DDRITFCR, RCC_DDRITFCR_DDRCKMOD_MASK, in stm32mp1_init_clock_tree()
/optee_os/core/include/drivers/
H A Dstm32mp1_rcc.h43 #define RCC_DDRITFCR 0xD8 macro
H A Dstm32mp13_rcc.h75 #define RCC_DDRITFCR U(0x5C0) macro