Home
last modified time | relevance | path

Searched refs:DIV_ROUND_UP (Results 1 – 13 of 13) sorted by relevance

/optee_os/core/drivers/firewall/
H A Dstm32_iac.c149 unsigned int nreg = DIV_ROUND_UP(ddata->num_ilac, _PERIPH_IDS_PER_REG); in stm32_iac_itr()
191 unsigned int nreg = DIV_ROUND_UP(ddata->num_ilac, _PERIPH_IDS_PER_REG); in stm32_iac_setup()
H A Dstm32_serc.c153 nreg = DIV_ROUND_UP(ddata->num_ilac, _PERIPH_IDS_PER_REG); in stm32_serc_handle_ilac()
202 uint32_t nreg = DIV_ROUND_UP(ddata->num_ilac, _PERIPH_IDS_PER_REG); in stm32_serc_setup()
/optee_os/core/drivers/clk/sam/
H A Dat91_pll.c146 tmpdiv = DIV_ROUND_UP(parent_rate, charac->input.max); in clk_pll_get_best_div_mul()
158 maxdiv = DIV_ROUND_UP(parent_rate * PLL_MUL_MAX(layout), rate); in clk_pll_get_best_div_mul()
/optee_os/core/drivers/
H A Datmel_shdwc.c35 #define DBC_PERIOD_US(x) DIV_ROUND_UP((1000000ULL * (x)), SLOW_CLK_FREQ)
H A Dstm32_omm.c280 unsigned long timing = DIV_ROUND_UP(omm_d->req2ack, hclkn) - 1; in stm32_omm_configure()
H A Dstm32_cpu_opp.c139 DIV_ROUND_UP(target_volt_uv - min, step) * step; in opp_voltage_is_supported()
H A Dstm32_fmc.c384 unsigned long timing = DIV_ROUND_UP(fmc_d->clk_period_ns * 1000, in configure_fmc()
/optee_os/core/drivers/crypto/hisilicon/
H A Dsec_hash.c22 sqe->type2.mac_key_alg |= SHIFT_U64(DIV_ROUND_UP(ctx->key_len, in sec_digest_set_hmac_key()
149 sqe->auth_mac_key |= SHIFT_U64(DIV_ROUND_UP(ctx->key_len, in sec_digest_set_hmac_bd3_key()
H A Dsec_cipher.c242 for (i = 0; i < DIV_ROUND_UP(c_ctx->len, AES_SM4_BLOCK_SIZE); i++) in xts_iv_update()
/optee_os/lib/libutils/ext/include/
H A Dutil.h152 #define DIV_ROUND_UP(x, y) (((x) + (y) - 1) / (y)) macro
/optee_os/lib/libmbedtls/mbedtls/library/
H A Decp_curves.c5278 #define DIV_ROUND_UP(X, Y) (((X) + (Y) -1) / (Y)) macro
5281 #define P224_WIDTH_MAX DIV_ROUND_UP(P224_SIZE, sizeof(mbedtls_mpi_uint))
H A Decp_curves_new.c5470 #define DIV_ROUND_UP(X, Y) (((X) + (Y) -1) / (Y)) macro
5473 #define P224_WIDTH_MAX DIV_ROUND_UP(P224_SIZE, sizeof(mbedtls_mpi_uint))
/optee_os/core/drivers/clk/
H A Dclk-stm32mp21.c93 #define RCC_NB_CONFS DIV_ROUND_UP(RCC_NB_RIF_RES, 32)