Home
last modified time | relevance | path

Searched refs:hpll_hz (Results 1 – 6 of 6) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3562.c971 parent = priv->hpll_hz; in rk3562_emmc_get_rate()
1005 } else if ((priv->hpll_hz % rate) == 0) { in rk3562_emmc_set_rate()
1006 div = DIV_ROUND_UP(priv->hpll_hz, rate); in rk3562_emmc_set_rate()
1067 prate = priv->hpll_hz; in rk3562_sdmmc_get_rate()
1086 } else if ((priv->hpll_hz % rate) == 0) { in rk3562_sdmmc_set_rate()
1087 div = DIV_ROUND_UP(priv->hpll_hz, rate); in rk3562_sdmmc_set_rate()
1132 prate = priv->hpll_hz; in rk3562_vop_get_rate()
1160 prate = priv->hpll_hz; in rk3562_vop_get_rate()
1183 } else if ((priv->hpll_hz % rate) == 0) { in rk3562_vop_set_rate()
1184 div = DIV_ROUND_UP(priv->hpll_hz, rate); in rk3562_vop_set_rate()
[all …]
H A Dclk_rv1126.c1484 parent = priv->hpll_hz; in rv1126_clk_pdvi_ispp_get_clk()
1514 } else if (!(priv->hpll_hz % rate)) { in rv1126_clk_pdvi_ispp_set_clk()
1515 parent = priv->hpll_hz; in rv1126_clk_pdvi_ispp_set_clk()
1545 parent = priv->hpll_hz; in rv1126_clk_isp_get_clk()
1560 } else if (!(priv->hpll_hz % rate)) { in rv1126_clk_isp_set_clk()
1561 parent = priv->hpll_hz; in rv1126_clk_isp_set_clk()
2152 if (priv->hpll_hz != HPLL_HZ) { in rv1126_clk_init()
2156 priv->hpll_hz = HPLL_HZ; in rv1126_clk_init()
H A Dclk_rk3568.c430 priv->hpll_hz = rockchip_pll_get_rate(&rk3568_pll_clks[HPLL], in rk3568_pmuclk_set_rate()
1748 parent = priv->hpll_hz; in rk3568_aclk_vop_get_clk()
3268 priv->hpll_hz = rk3568_pmu_pll_get_rate(priv, HPLL); in rk3568_clk_init()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dcru_rk3568.h42 ulong hpll_hz; member
49 ulong hpll_hz; member
H A Dcru_rv1126.h73 ulong hpll_hz; member
H A Dcru_rk3562.h42 ulong hpll_hz; member