Searched refs:dram_timing1 (Results 1 – 3 of 3) sorted by relevance
27 u32 dram_timing1; member86 u32 dram_timing1; member
337 writel(cfg->dram_timing1, &sdr_ctrl->dram_timing1); in sdr_load_regs()
34 .dram_timing1 =