Home
last modified time | relevance | path

Searched refs:bypass (Results 1 – 25 of 337) sorted by relevance

12345678910>>...14

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/
H A Drv1_clk_mgr_clk.c52 void rv1_dump_clk_registers(struct clk_state_registers *regs, struct clk_bypass *bypass, struct clk… in rv1_dump_clk_registers() argument
58 bypass->dcfclk_bypass = REG_READ(CLK0_CLK8_BYPASS_CNTL) & 0x0007; in rv1_dump_clk_registers()
59 if (bypass->dcfclk_bypass < 0 || bypass->dcfclk_bypass > 4) in rv1_dump_clk_registers()
60 bypass->dcfclk_bypass = 0; in rv1_dump_clk_registers()
69 bypass->dispclk_pypass = REG_READ(CLK0_CLK10_BYPASS_CNTL) & 0x0007; in rv1_dump_clk_registers()
70 if (bypass->dispclk_pypass < 0 || bypass->dispclk_pypass > 4) in rv1_dump_clk_registers()
71 bypass->dispclk_pypass = 0; in rv1_dump_clk_registers()
75 bypass->dprefclk_bypass = REG_READ(CLK0_CLK11_BYPASS_CNTL) & 0x0007; in rv1_dump_clk_registers()
76 if (bypass->dprefclk_bypass < 0 || bypass->dprefclk_bypass > 4) in rv1_dump_clk_registers()
77 bypass->dprefclk_bypass = 0; in rv1_dump_clk_registers()
/OK3568_Linux_fs/external/camera_engine_rkaiq/rkaiq/algos/agamma/
H A Drk_aiq_algo_agamma_itf.cpp105 bool bypass = true; in processing() local
109 bypass = false; in processing()
111 bypass = false; in processing()
113 bypass = !pAgammaHandle->ifReCalcStManual; in processing()
115 bypass = !pAgammaHandle->ifReCalcStAuto; in processing()
119 bypass = false; in processing()
121 bypass = false; in processing()
123 bypass = !pAgammaHandle->ifReCalcStManual; in processing()
125 bypass = !pAgammaHandle->ifReCalcStAuto; in processing()
128 if (!bypass) AgammaProcessing(pAgammaHandle, pProcRes); in processing()
[all …]
/OK3568_Linux_fs/external/camera_engine_rkaiq/rkaiq/algos_camgroup/misc/
H A Drk_aiq_algo_camgroup_agamma_itf.cpp103 bool bypass = true; in processing() local
107 bypass = false; in processing()
109 bypass = false; in processing()
111 bypass = !pAgammaGrpCtx->ifReCalcStManual; in processing()
113 bypass = !pAgammaGrpCtx->ifReCalcStAuto; in processing()
117 bypass = false; in processing()
119 bypass = false; in processing()
121 bypass = !pAgammaGrpCtx->ifReCalcStManual; in processing()
123 bypass = !pAgammaGrpCtx->ifReCalcStAuto; in processing()
126 if (!bypass) in processing()
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/boot/dts/rockchip/
H A Drk3588-vehicle-serdes-display-v21.dtsi680 0034 0005 //bypass des gpio3
682 0037 0006 //bypass des gpio4
760 0058 0002 //bypass ser gpio0
762 005b 0003 //bypass ser gpio1
764 005e 0004 //bypass ser gpio2
766 0061 0005 //bypass ser gpio3
768 0064 0006 //bypass ser gpio4
896 0034 0005 //bypass des gpio3
898 0037 0006 //bypass des gpio4
975 0058 0002 //bypass ser gpio0
[all …]
/OK3568_Linux_fs/external/camera_engine_rkaiq/rkaiq/algos/afec/
H A Drk_aiq_uapi_afec_int.cpp32 attr.en, attr.bypass, attr.correct_level, attr.direction); in rk_aiq_uapi_afec_SetAttrib()
42 if (fec_contex->user_config.bypass && attr.bypass) { in rk_aiq_uapi_afec_SetAttrib()
55 attrPtr->bypass = fec_contex->user_config.bypass; in rk_aiq_uapi_afec_SetAttrib()
73 attr->en, attr->bypass, attr->correct_level, attr->direction); in rk_aiq_uapi_afec_GetAttrib()
/OK3568_Linux_fs/kernel/drivers/regulator/
H A Danatop-regulator.c30 bool bypass; member
65 sel = anatop_reg->bypass ? LDO_FET_FULL_ON : anatop_reg->sel; in anatop_regmap_enable()
85 if (anatop_reg->bypass || !anatop_regmap_is_enabled(reg)) { in anatop_regmap_core_set_voltage_sel()
100 if (anatop_reg->bypass || !anatop_regmap_is_enabled(reg)) in anatop_regmap_core_get_voltage_sel()
113 WARN_ON(!anatop_reg->bypass); in anatop_regmap_get_bypass()
115 WARN_ON(anatop_reg->bypass); in anatop_regmap_get_bypass()
117 *enable = anatop_reg->bypass; in anatop_regmap_get_bypass()
126 if (enable == anatop_reg->bypass) in anatop_regmap_set_bypass()
130 anatop_reg->bypass = enable; in anatop_regmap_set_bypass()
270 sreg->bypass = true; in anatop_regulator_probe()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/rockchip/regmap/
H A Dclk-regmap-pll.c69 unsigned int postdiv1, fbdiv, dsmpd, postdiv2, refdiv, frac, bypass; in clk_regmap_pll_recalc_rate() local
77 bypass = (con0 & PLL_BYPASS_MASK) >> PLL_BYPASS_SHIFT; in clk_regmap_pll_recalc_rate()
85 if (bypass) in clk_regmap_pll_recalc_rate()
108 u32 *frac, u8 *dsmpd, u8 *bypass) in clk_pll_round_rate() argument
129 if (bypass) in clk_pll_round_rate()
130 *bypass = true; in clk_pll_round_rate()
226 if (bypass) in clk_pll_round_rate()
227 *bypass = false; in clk_pll_round_rate()
253 u8 refdiv, postdiv1, postdiv2, dsmpd, bypass; in clk_regmap_pll_set_rate() local
259 &postdiv2, &frac, &dsmpd, &bypass); in clk_regmap_pll_set_rate()
[all …]
/OK3568_Linux_fs/kernel/include/trace/hooks/
H A Dusb.h17 TP_PROTO(struct usb_device *udev, pm_message_t msg, int *bypass),
18 TP_ARGS(udev, msg, bypass));
21 TP_PROTO(struct usb_device *udev, pm_message_t msg, int *bypass),
22 TP_ARGS(udev, msg, bypass));
H A Dtypec.h50 TP_PROTO(struct tcpci *tcpci, struct tcpci_data *data, int *vbus, int *bypass),
51 TP_ARGS(tcpci, data, vbus, bypass), 1);
68 TP_PROTO(const char *log, bool *bypass),
69 TP_ARGS(log, bypass));
H A Dvmscan.h20 TP_PROTO(gfp_t gfp_mask, int nid, struct mem_cgroup *memcg, int priority, bool *bypass),
21 TP_ARGS(gfp_mask, nid, memcg, priority, bypass));
29 TP_PROTO(struct page *page, unsigned long nr_to_scan, int lru, bool *bypass),
30 TP_ARGS(page, nr_to_scan, lru, bypass));
H A Dmm.h127 TP_PROTO(struct mem_cgroup *memcg, bool *bypass),
128 TP_ARGS(memcg, bypass));
160 bool *bypass),
161 TP_ARGS(gfp_mask, order, alloc_flags, migratetype, did_some_progress, bypass));
185 TP_PROTO(unsigned int migratetype, bool *bypass),
186 TP_ARGS(migratetype, bypass));
188 TP_PROTO(int migratetype, bool *bypass),
189 TP_ARGS(migratetype, bypass));
/OK3568_Linux_fs/kernel/include/trace/events/
H A Dbcache.h124 TP_PROTO(struct bio *bio, bool hit, bool bypass),
125 TP_ARGS(bio, hit, bypass),
133 __field(bool, bypass )
142 __entry->bypass = bypass;
148 __entry->nr_sector, __entry->cache_hit, __entry->bypass)
153 bool writeback, bool bypass),
154 TP_ARGS(c, inode, bio, writeback, bypass),
163 __field(bool, bypass )
173 __entry->bypass = bypass;
179 __entry->nr_sector, __entry->writeback, __entry->bypass)
/OK3568_Linux_fs/external/camera_engine_rkaiq/rkaiq/algos/amerge/
H A Drk_aiq_amerge_algo_v10.cpp429 bool bypass = false; in AmergeByPassProcessing() local
433 bypass = false; in AmergeByPassProcessing()
435 bypass = false; in AmergeByPassProcessing()
437 bypass = !pAmergeCtx->ifReCalcStManual; in AmergeByPassProcessing()
447 bypass = true; in AmergeByPassProcessing()
449 bypass = false; in AmergeByPassProcessing()
454 bypass = false; in AmergeByPassProcessing()
456 bypass = true; in AmergeByPassProcessing()
465 bypass = false; in AmergeByPassProcessing()
467 bypass = true; in AmergeByPassProcessing()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/imx/
H A Dclk-sscg-pll.c75 int bypass; member
146 temp_setup->bypass = PLL_BYPASS1; in clk_sscg_divq_lookup()
220 temp_setup->bypass = PLL_BYPASS_NONE; in clk_sscg_divf1_lookup()
280 setup->bypass = PLL_BYPASS2; in clk_sscg_pll_find_setup()
368 val |= FIELD_PREP(SSCG_PLL_BYPASS_MASK, setup->bypass); in clk_sscg_pll_set_rate()
405 val |= FIELD_PREP(SSCG_PLL_BYPASS_MASK, pll->setup.bypass); in clk_sscg_pll_set_parent()
416 int bypass) in __clk_sscg_pll_determine_rate() argument
427 switch (bypass) { in __clk_sscg_pll_determine_rate()
443 rate, bypass); in __clk_sscg_pll_determine_rate()
/OK3568_Linux_fs/kernel/arch/arm/mach-omap2/
H A Dsram.h13 extern u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass);
26 int bypass);
39 int bypass);
H A Dclkt2xxx_dpllcore.c113 u32 bypass = 0; in omap2_reprogram_dpllcore() local
161 bypass = 1; in omap2_reprogram_dpllcore()
168 bypass); in omap2_reprogram_dpllcore()
/OK3568_Linux_fs/kernel/drivers/clk/at91/
H A Dsckc.c122 bool bypass, in at91_clk_register_slow_osc() argument
148 if (bypass) in at91_clk_register_slow_osc()
374 bool bypass; in at91sam9x5_sckc_register() local
394 bypass = of_property_read_bool(child, "atmel,osc-bypass"); in at91sam9x5_sckc_register()
398 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in at91sam9x5_sckc_register()
405 xtal_name, 1200000, bypass, bits); in at91sam9x5_sckc_register()
468 bool bypass; in of_sam9x60_sckc_setup() local
484 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in of_sam9x60_sckc_setup()
486 xtal_name, 5000000, bypass, in of_sam9x60_sckc_setup()
/OK3568_Linux_fs/external/camera_engine_rkaiq/rkaiq/include/iq_parser_v2/
H A Dcac_head.h28 bool bypass; member
51 bool bypass; member
62 bool bypass; member
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/clock/ti/
H A Ddpll.txt7 (reference clock and bypass clock), with digital phase locked
38 and second entry bypass clock
52 - ti,low-power-bypass : DPLL output matches rate of parent bypass clock
68 ti,low-power-bypass;
/OK3568_Linux_fs/kernel/drivers/md/bcache/
H A Dstats.c189 bool hit, bool bypass) in mark_cache_stats() argument
191 if (!bypass) in mark_cache_stats()
204 bool hit, bool bypass) in bch_mark_cache_accounting() argument
208 mark_cache_stats(&dc->accounting.collector, hit, bypass); in bch_mark_cache_accounting()
209 mark_cache_stats(&c->accounting.collector, hit, bypass); in bch_mark_cache_accounting()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/c6x/
H A Dclocks.txt24 - ti,c64x+pll-bypass-delay: CPU cycles to delay when entering bypass mode
37 ti,c64x+pll-bypass-delay = <200>;
/OK3568_Linux_fs/external/camera_engine_rkaiq/rkisp_demo/demo/sample/
H A Dsample_cac_module.cpp61 param->manual_param.bypass = 1; in sample_cac_v03_fill_params()
77 param->manual_param.bypass = 0; in sample_cac_v10_fill_params()
107 param->manual_param.bypass = 0; in sample_cac_v11_fill_params()
193 printf("\t bypass = %d", attr->manual_param.bypass); in sample_cac_v03_dump_attr()
220 printf("\t bypass = %d\n", param->bypass); in sample_cac_v10_dump_attr()
251 printf("\t bypass = %d\n", param->bypass); in sample_cac_v11_dump_attr()
/OK3568_Linux_fs/kernel/arch/mips/include/asm/octeon/
H A Dcvmx-asxx-defs.h200 uint64_t bypass:1; member
202 uint64_t bypass:1;
469 uint64_t bypass:1; member
475 uint64_t bypass:1;
493 uint64_t bypass:1; member
503 uint64_t bypass:1;
/OK3568_Linux_fs/kernel/drivers/clk/socfpga/
H A Dclk-pll.c44 unsigned long bypass; in clk_pll_recalc_rate() local
47 bypass = readl(clk_mgr_base_addr + CLKMGR_BYPASS); in clk_pll_recalc_rate()
48 if (bypass & MAINPLL_BYPASS) in clk_pll_recalc_rate()
/OK3568_Linux_fs/kernel/drivers/power/supply/
H A Dbq25980_charger.c31 bool bypass; member
306 if (bq->state.bypass) in bq25980_set_input_curr_lim()
328 if (bq->state.bypass) { in bq25980_get_input_volt_lim()
350 if (bq->state.bypass) { in bq25980_set_input_volt_lim()
454 bq->state.bypass = en_bypass; in bq25980_set_bypass()
456 return bq->state.bypass; in bq25980_set_bypass()
604 state->bypass = chg_ctrl_2 & BQ25980_EN_BYPASS; in bq25980_get_state()
766 else if (state.bypass) in bq25980_get_charger_property()
768 else if (!state.bypass) in bq25980_get_charger_property()
828 old_state.bypass != new_state->bypass); in bq25980_state_changed()
[all …]

12345678910>>...14