Home
last modified time | relevance | path

Searched refs:WREG32_NO_KIQ (Results 1 – 16 of 16) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dmxgpu_nv.c135 WREG32_NO_KIQ(mmMAILBOX_MSGBUF_TRN_DW0, req); in xgpu_nv_mailbox_trans_msg()
136 WREG32_NO_KIQ(mmMAILBOX_MSGBUF_TRN_DW1, data1); in xgpu_nv_mailbox_trans_msg()
137 WREG32_NO_KIQ(mmMAILBOX_MSGBUF_TRN_DW2, data2); in xgpu_nv_mailbox_trans_msg()
138 WREG32_NO_KIQ(mmMAILBOX_MSGBUF_TRN_DW3, data3); in xgpu_nv_mailbox_trans_msg()
252 WREG32_NO_KIQ(mmMAILBOX_INT_CNTL, tmp); in xgpu_nv_set_mailbox_ack_irq()
306 WREG32_NO_KIQ(mmMAILBOX_INT_CNTL, tmp); in xgpu_nv_set_mailbox_rcv_irq()
H A Dmxgpu_ai.c142 WREG32_NO_KIQ(SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW0), in xgpu_ai_mailbox_trans_msg()
144 WREG32_NO_KIQ(SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW1), in xgpu_ai_mailbox_trans_msg()
146 WREG32_NO_KIQ(SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW2), in xgpu_ai_mailbox_trans_msg()
148 WREG32_NO_KIQ(SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW3), in xgpu_ai_mailbox_trans_msg()
231 WREG32_NO_KIQ(SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_INT_CNTL), tmp); in xgpu_ai_set_mailbox_ack_irq()
279 WREG32_NO_KIQ(SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_INT_CNTL), tmp); in xgpu_ai_set_mailbox_rcv_irq()
H A Dmxgpu_vi.c325 WREG32_NO_KIQ(mmMAILBOX_CONTROL, reg); in xgpu_vi_mailbox_send_ack()
348 WREG32_NO_KIQ(mmMAILBOX_CONTROL, reg); in xgpu_vi_mailbox_set_valid()
359 WREG32_NO_KIQ(mmMAILBOX_MSGBUF_TRN_DW0, reg); in xgpu_vi_mailbox_trans_msg()
506 WREG32_NO_KIQ(mmMAILBOX_INT_CNTL, tmp); in xgpu_vi_set_mailbox_ack_irq()
536 WREG32_NO_KIQ(mmMAILBOX_INT_CNTL, tmp); in xgpu_vi_set_mailbox_rcv_irq()
H A Dvi.c91 WREG32_NO_KIQ(mmPCIE_INDEX, reg); in vi_pcie_rreg()
103 WREG32_NO_KIQ(mmPCIE_INDEX, reg); in vi_pcie_wreg()
105 WREG32_NO_KIQ(mmPCIE_DATA, v); in vi_pcie_wreg()
116 WREG32_NO_KIQ(mmSMC_IND_INDEX_11, (reg)); in vi_smc_rreg()
127 WREG32_NO_KIQ(mmSMC_IND_INDEX_11, (reg)); in vi_smc_wreg()
128 WREG32_NO_KIQ(mmSMC_IND_DATA_11, (v)); in vi_smc_wreg()
H A Dsoc15_common.h48 WREG32_NO_KIQ((adev->reg_offset[ip##_HWIP][inst][reg##_BASE_IDX] + reg), value)
H A Damdgpu_ttm.c1668 WREG32_NO_KIQ(mmMM_INDEX, ((uint32_t)aligned_pos) | 0x80000000); in amdgpu_ttm_access_memory()
1669 WREG32_NO_KIQ(mmMM_INDEX_HI, aligned_pos >> 31); in amdgpu_ttm_access_memory()
1675 WREG32_NO_KIQ(mmMM_DATA, value); in amdgpu_ttm_access_memory()
2365 WREG32_NO_KIQ(mmMM_INDEX, ((uint32_t)*pos) | 0x80000000); in amdgpu_ttm_vram_write()
2366 WREG32_NO_KIQ(mmMM_INDEX_HI, *pos >> 31); in amdgpu_ttm_vram_write()
2367 WREG32_NO_KIQ(mmMM_DATA, value); in amdgpu_ttm_vram_write()
H A Dnbio_v7_0.c67 WREG32_NO_KIQ((adev->rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL) >> 2, 0); in nbio_v7_0_hdp_flush()
H A Dnbio_v2_3.c76 WREG32_NO_KIQ((adev->rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL) >> 2, 0); in nbio_v2_3_hdp_flush()
H A Dgmc_v10_0.c228 WREG32_NO_KIQ(hub->vm_inv_eng0_req + hub->eng_distance * eng, inv_req); in gmc_v10_0_flush_vm_hub()
254 WREG32_NO_KIQ(hub->vm_inv_eng0_sem + in gmc_v10_0_flush_vm_hub()
H A Dnbio_v7_4.c89 WREG32_NO_KIQ((adev->rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL) >> 2, 0); in nbio_v7_4_hdp_flush()
H A Dgmc_v9_0.c784 WREG32_NO_KIQ(hub->vm_inv_eng0_req + in gmc_v9_0_flush_gpu_tlb()
814 WREG32_NO_KIQ(hub->vm_inv_eng0_sem + in gmc_v9_0_flush_gpu_tlb()
H A Dvega10_ih.c423 WREG32_NO_KIQ(reg, tmp); in vega10_ih_get_wptr()
H A Dnavi10_ih.c494 WREG32_NO_KIQ(reg, tmp); in navi10_ih_get_wptr()
H A Damdgpu_device.c292 WREG32_NO_KIQ(mmMM_INDEX, ((uint32_t)pos) | 0x80000000); in amdgpu_device_vram_access()
294 WREG32_NO_KIQ(mmMM_INDEX_HI, tmp); in amdgpu_device_vram_access()
298 WREG32_NO_KIQ(mmMM_DATA, *buf++); in amdgpu_device_vram_access()
H A Damdgpu.h1061 #define WREG32_NO_KIQ(reg, v) amdgpu_device_wreg(adev, (reg), (v), AMDGPU_REGS_NO_KIQ) macro
H A Dgfx_v8_0.c5627 WREG32_NO_KIQ(mmRLC_SPM_VMID, data); in gfx_v8_0_update_spm_vmid()