Searched refs:UART_CLK (Results 1 – 4 of 4) sorted by relevance
91 #define UART_CLK 1843200 macro95 #define UART_CLK (8000000 / 16) /* ( 3072000 / 16) */ macro103 .uartclk = UART_CLK, \
161 #define UART_CLK (1843200) /* 1.8432 MHz */ macro162 #define UART_BAUD(x) (UART_CLK / (16 * (x)))
54 volatile u32 *uart_clk = (volatile u32*)(UART0_ADDR+UART_CLK); in au1x00_serial_setbrg()
639 #define UART_CLK 0x28 /* Baud Rate Clock Divider */ macro