Searched refs:TRAINING_SW_2_REG (Results 1 – 4 of 4) sorted by relevance
| /OK3568_Linux_fs/u-boot/drivers/ddr/marvell/a38x/ |
| H A D | ddr3_hws_hw_training.c | 53 TRAINING_SW_2_REG, 0x100, 0x100)); in ddr3_pre_algo_config() 61 TRAINING_SW_2_REG, 0x0, 0x2)); in ddr3_pre_algo_config() 84 TRAINING_SW_2_REG, 0x0, 0x100)); in ddr3_post_algo_config()
|
| H A D | ddr3_training_leveling.c | 123 TRAINING_SW_2_REG, 0x8, 0x9)); in ddr3_tip_dynamic_read_leveling() 264 TRAINING_SW_2_REG, 0x1, 0x9)); in ddr3_tip_dynamic_read_leveling() 371 TRAINING_SW_2_REG, (1 << 3), (1 << 3))); in ddr3_tip_dynamic_read_leveling() 663 TRAINING_SW_2_REG, 0x1, 0x9)); in ddr3_tip_dynamic_per_bit_read_leveling() 878 TRAINING_SW_2_REG, (1 << 3), (1 << 3))); in ddr3_tip_dynamic_per_bit_read_leveling() 1176 TRAINING_SW_2_REG, 0x5, 0x7)); in ddr3_tip_dynamic_write_leveling() 1181 TRAINING_SW_2_REG, 0x4, 0x7)); in ddr3_tip_dynamic_write_leveling() 1670 TRAINING_SW_2_REG, 0x1, 0x5)); in ddr3_tip_dynamic_write_leveling_seq()
|
| H A D | ddr3_training_ip_flow.h | 130 #define TRAINING_SW_2_REG 0x15b8 macro
|
| H A D | ddr3_training.c | 1850 if_id, TRAINING_SW_2_REG, in ddr3_tip_reset_fifo_ptr() 1865 if_id, TRAINING_SW_2_REG, in ddr3_tip_reset_fifo_ptr()
|