Home
last modified time | relevance | path

Searched refs:DPIO_PHY1 (Results 1 – 7 of 7) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/gvt/
H A Dhandlers.c1635 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) &= in bxt_gt_disp_pwron_write()
1637 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) |= in bxt_gt_disp_pwron_write()
3225 MMIO_DH(BXT_PHY_CTL_FAMILY(DPIO_PHY1), D_BXT, in init_bxt_mmio_info()
3247 MMIO_D(BXT_PORT_CL1CM_DW0(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3248 MMIO_D(BXT_PORT_CL1CM_DW9(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3249 MMIO_D(BXT_PORT_CL1CM_DW10(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3250 MMIO_D(BXT_PORT_CL1CM_DW28(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3251 MMIO_D(BXT_PORT_CL1CM_DW30(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3252 MMIO_D(BXT_PORT_CL2CM_DW6(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
3253 MMIO_D(BXT_PORT_REF_DW3(DPIO_PHY1), D_BXT); in init_bxt_mmio_info()
[all …]
H A Ddisplay.c232 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) &= in emulate_monitor_status_change()
235 vgpu_vreg_t(vgpu, BXT_PHY_CTL_FAMILY(DPIO_PHY1)) &= ~BIT(30); in emulate_monitor_status_change()
264 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) |= in emulate_monitor_status_change()
266 vgpu_vreg_t(vgpu, BXT_PHY_CTL_FAMILY(DPIO_PHY1)) |= in emulate_monitor_status_change()
H A Dmmio.c262 vgpu_vreg_t(vgpu, BXT_PORT_CL1CM_DW0(DPIO_PHY1)) &= in intel_vgpu_reset_mmio()
266 vgpu_vreg_t(vgpu, BXT_PHY_CTL_FAMILY(DPIO_PHY1)) &= in intel_vgpu_reset_mmio()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/display/
H A Dintel_display_power.c1538 if (!dev_priv->chv_phy_assert[DPIO_PHY1]) in assert_chv_phy_status()
1539 phy_status_mask &= ~(PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0) | in assert_chv_phy_status()
1540 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 0) | in assert_chv_phy_status()
1541 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 1)); in assert_chv_phy_status()
1585 phy_status |= PHY_POWERGOOD(DPIO_PHY1); in assert_chv_phy_status()
1588 if ((phy_control & PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY1, DPIO_CH0)) == 0) in assert_chv_phy_status()
1589 phy_control |= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY1, DPIO_CH0); in assert_chv_phy_status()
1592 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY1, DPIO_CH0))) in assert_chv_phy_status()
1593 phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0); in assert_chv_phy_status()
1596 PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY1, DPIO_CH0))) in assert_chv_phy_status()
[all …]
H A Dintel_dpio_phy.c163 .rcomp_phy = DPIO_PHY1,
171 [DPIO_PHY1] = {
185 .rcomp_phy = DPIO_PHY1,
193 [DPIO_PHY1] = {
205 .rcomp_phy = DPIO_PHY1,
H A Dintel_display.h271 DPIO_PHY1, enumerator
H A Dintel_display_types.h1478 return DPIO_PHY1; in vlv_dig_port_to_phy()