Home
last modified time | relevance | path

Searched refs:BXT_P_CR_GT_DISP_PWRON (Results 1 – 6 of 6) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/gvt/
H A Ddisplay.c229 vgpu_vreg_t(vgpu, BXT_P_CR_GT_DISP_PWRON) &= ~(BIT(0) | BIT(1)); in emulate_monitor_status_change()
263 vgpu_vreg_t(vgpu, BXT_P_CR_GT_DISP_PWRON) |= BIT(1); in emulate_monitor_status_change()
292 vgpu_vreg_t(vgpu, BXT_P_CR_GT_DISP_PWRON) |= BIT(0); in emulate_monitor_status_change()
322 vgpu_vreg_t(vgpu, BXT_P_CR_GT_DISP_PWRON) |= BIT(0); in emulate_monitor_status_change()
H A Dmmio.c258 vgpu_vreg_t(vgpu, BXT_P_CR_GT_DISP_PWRON) &= in intel_vgpu_reset_mmio()
H A Dhandlers.c3221 MMIO_DH(BXT_P_CR_GT_DISP_PWRON, D_BXT, NULL, bxt_gt_disp_pwron_write); in init_bxt_mmio_info()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/display/
H A Dintel_dpio_phy.c319 if (!(intel_de_read(dev_priv, BXT_P_CR_GT_DISP_PWRON) & phy_info->pwron_mask)) in bxt_ddi_phy_is_enabled()
380 val = intel_de_read(dev_priv, BXT_P_CR_GT_DISP_PWRON); in _bxt_ddi_phy_init()
382 intel_de_write(dev_priv, BXT_P_CR_GT_DISP_PWRON, val); in _bxt_ddi_phy_init()
464 val = intel_de_read(dev_priv, BXT_P_CR_GT_DISP_PWRON); in bxt_ddi_phy_uninit()
466 intel_de_write(dev_priv, BXT_P_CR_GT_DISP_PWRON, val); in bxt_ddi_phy_uninit()
H A Dvlv_dsi.c793 val = intel_de_read(dev_priv, BXT_P_CR_GT_DISP_PWRON); in intel_dsi_pre_enable()
794 intel_de_write(dev_priv, BXT_P_CR_GT_DISP_PWRON, in intel_dsi_pre_enable()
968 val = intel_de_read(dev_priv, BXT_P_CR_GT_DISP_PWRON); in intel_dsi_post_disable()
969 intel_de_write(dev_priv, BXT_P_CR_GT_DISP_PWRON, in intel_dsi_post_disable()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/
H A Di915_reg.h1748 #define BXT_P_CR_GT_DISP_PWRON _MMIO(0x138090) macro