Home
last modified time | relevance | path

Searched hist:fcfddfd50472d7ce84ef4e2853242bbeb7b37325 (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/include/asm/
H A Dcache.hfcfddfd50472d7ce84ef4e2853242bbeb7b37325 Mon Jun 23 20:07:04 UTC 2014 Jeroen Hofstee <jeroen@myspectrum.nl> ARM: cache_v7: use __weak

This is not only more readable but also prevents a warning
about a missing prototype. The prototypes which are actually
missing are added.

cc: Albert Aribaud <albert.u.boot@aribaud.net>
Signed-off-by: Jeroen Hofstee <jeroen@myspectrum.nl>
Reviewed-by: Tom Rini <trini@ti.com>
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/
H A Dcache_v7.cfcfddfd50472d7ce84ef4e2853242bbeb7b37325 Mon Jun 23 20:07:04 UTC 2014 Jeroen Hofstee <jeroen@myspectrum.nl> ARM: cache_v7: use __weak

This is not only more readable but also prevents a warning
about a missing prototype. The prototypes which are actually
missing are added.

cc: Albert Aribaud <albert.u.boot@aribaud.net>
Signed-off-by: Jeroen Hofstee <jeroen@myspectrum.nl>
Reviewed-by: Tom Rini <trini@ti.com>
/rk3399_rockchip-uboot/arch/arm/lib/
H A Dcache-cp15.cfcfddfd50472d7ce84ef4e2853242bbeb7b37325 Mon Jun 23 20:07:04 UTC 2014 Jeroen Hofstee <jeroen@myspectrum.nl> ARM: cache_v7: use __weak

This is not only more readable but also prevents a warning
about a missing prototype. The prototypes which are actually
missing are added.

cc: Albert Aribaud <albert.u.boot@aribaud.net>
Signed-off-by: Jeroen Hofstee <jeroen@myspectrum.nl>
Reviewed-by: Tom Rini <trini@ti.com>
H A Dcache.cfcfddfd50472d7ce84ef4e2853242bbeb7b37325 Mon Jun 23 20:07:04 UTC 2014 Jeroen Hofstee <jeroen@myspectrum.nl> ARM: cache_v7: use __weak

This is not only more readable but also prevents a warning
about a missing prototype. The prototypes which are actually
missing are added.

cc: Albert Aribaud <albert.u.boot@aribaud.net>
Signed-off-by: Jeroen Hofstee <jeroen@myspectrum.nl>
Reviewed-by: Tom Rini <trini@ti.com>