Home
last modified time | relevance | path

Searched hist:ba69abea76afec1524a970f1ebe8479ebc140110 (Results 1 – 4 of 4) sorted by relevance

/optee_os/core/arch/arm/plat-aspeed/
H A Dsub.mkba69abea76afec1524a970f1ebe8479ebc140110 Thu Feb 16 05:04:41 UTC 2023 Chia-Wei Wang <chiawei_wang@aspeedtech.com> arm: Add Aspeed AST2700 platform support

Aspeed AST2700 is a quad-core SoC with ARM Cortex-A35 CPU.
This patch adds the platform support for AST2700 to execute
64-bits OP-TEE on top of ARMv8 TrustZone features.

Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
H A Dconf.mkba69abea76afec1524a970f1ebe8479ebc140110 Thu Feb 16 05:04:41 UTC 2023 Chia-Wei Wang <chiawei_wang@aspeedtech.com> arm: Add Aspeed AST2700 platform support

Aspeed AST2700 is a quad-core SoC with ARM Cortex-A35 CPU.
This patch adds the platform support for AST2700 to execute
64-bits OP-TEE on top of ARMv8 TrustZone features.

Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
H A Dplatform_config.hba69abea76afec1524a970f1ebe8479ebc140110 Thu Feb 16 05:04:41 UTC 2023 Chia-Wei Wang <chiawei_wang@aspeedtech.com> arm: Add Aspeed AST2700 platform support

Aspeed AST2700 is a quad-core SoC with ARM Cortex-A35 CPU.
This patch adds the platform support for AST2700 to execute
64-bits OP-TEE on top of ARMv8 TrustZone features.

Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
H A Dplatform_ast2700.cba69abea76afec1524a970f1ebe8479ebc140110 Thu Feb 16 05:04:41 UTC 2023 Chia-Wei Wang <chiawei_wang@aspeedtech.com> arm: Add Aspeed AST2700 platform support

Aspeed AST2700 is a quad-core SoC with ARM Cortex-A35 CPU.
This patch adds the platform support for AST2700 to execute
64-bits OP-TEE on top of ARMv8 TrustZone features.

Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>