Home
last modified time | relevance | path

Searched hist:a9aff2f46a7f7d29a662531dbc181773f16a606d (Results 1 – 1 of 1) sorted by relevance

/rk3399_rockchip-uboot/arch/x86/dts/
H A Dchromebook_link.dtsa9aff2f46a7f7d29a662531dbc181773f16a606d Tue Jan 20 05:16:13 UTC 2015 Simon Glass <sjg@chromium.org> x86: dts: Add SPI flash MRC details for chromebook_link

Correct the SPI flash compatible string, add an alias and specify the
position of the MRC cache, used to store SDRAM training settings for the
Memory Reference Code.

Signed-off-by: Simon Glass <sjg@chromium.org>