Searched hist:a80da3899a5eea6bc022c37101ac0b7d970846f7 (Results 1 – 1 of 1) sorted by relevance
| /rk3399_ARM-atf/plat/xilinx/versal_net/include/ |
| H A D | platform_def.h | a80da3899a5eea6bc022c37101ac0b7d970846f7 Wed May 24 10:35:34 UTC 2023 Michal Simek <michal.simek@amd.com> fix(versal-net): fix BLXX memory limits for user defined values
When compiling with user defined areas of memory the platform code
calculates the size with (base + size - 1). However, the linker
file aligns section on a page boundary. So having the -1 in
the size calculations leads to an error message looking like this:
bl31.elf section `coherent_ram' will not fit in region `RAM'
aarch64-buildroot-linux-uclibc-ld: region `RAM' overflowed by 1 byte
While at it fix all other occurences of predefined values that were
calculated with -1.
Fixes: 1d333e69091f ("feat(versal-net): add support for Xilinx
Versal NET platform")
Change-Id: I4455f63ee3ad52369f517a7d8d3627faf0b28c0f
Signed-off-by: Michal Simek <michal.simek@amd.com>
|