Home
last modified time | relevance | path

Searched hist:"941 c71475e1b7a3ac41e61aac1ed5d3b7304b59b" (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/plat/rockchip/rk3399/include/
H A Dplatform_def.h941c71475e1b7a3ac41e61aac1ed5d3b7304b59b Fri Feb 24 06:47:51 UTC 2017 Xing Zheng <zhengxing@rock-chips.com> rockchip: rk3399: configure the DDR secure region for BL31 image

Move the BL31 loaded base address 0x10000 to 0x1000, and configure
the the memory range 0~1MB is secure, the goal is that make sure
the BL31 image will be not modified.

Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>
/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/soc/
H A Dsoc.c941c71475e1b7a3ac41e61aac1ed5d3b7304b59b Fri Feb 24 06:47:51 UTC 2017 Xing Zheng <zhengxing@rock-chips.com> rockchip: rk3399: configure the DDR secure region for BL31 image

Move the BL31 loaded base address 0x10000 to 0x1000, and configure
the the memory range 0~1MB is secure, the goal is that make sure
the BL31 image will be not modified.

Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>
H A Dsoc.h941c71475e1b7a3ac41e61aac1ed5d3b7304b59b Fri Feb 24 06:47:51 UTC 2017 Xing Zheng <zhengxing@rock-chips.com> rockchip: rk3399: configure the DDR secure region for BL31 image

Move the BL31 loaded base address 0x10000 to 0x1000, and configure
the the memory range 0~1MB is secure, the goal is that make sure
the BL31 image will be not modified.

Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>