Home
last modified time | relevance | path

Searched hist:"77 f9b1fb6244878ab4aab342a814880d17253b75" (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/arch/x86/cpu/ivybridge/
H A DMakefile77f9b1fb6244878ab4aab342a814880d17253b75 Thu Nov 13 05:42:21 UTC 2014 Simon Glass <sjg@chromium.org> x86: ivybridge: Perform Intel microcode update on boot

Microcode updates are stored in the device tree. Work through these and
apply any that are needed.

Signed-off-by: Simon Glass <sjg@chromium.org>
H A Dcpu.c77f9b1fb6244878ab4aab342a814880d17253b75 Thu Nov 13 05:42:21 UTC 2014 Simon Glass <sjg@chromium.org> x86: ivybridge: Perform Intel microcode update on boot

Microcode updates are stored in the device tree. Work through these and
apply any that are needed.

Signed-off-by: Simon Glass <sjg@chromium.org>
/rk3399_rockchip-uboot/include/
H A Dfdtdec.h77f9b1fb6244878ab4aab342a814880d17253b75 Thu Nov 13 05:42:21 UTC 2014 Simon Glass <sjg@chromium.org> x86: ivybridge: Perform Intel microcode update on boot

Microcode updates are stored in the device tree. Work through these and
apply any that are needed.

Signed-off-by: Simon Glass <sjg@chromium.org>
/rk3399_rockchip-uboot/lib/
H A Dfdtdec.c77f9b1fb6244878ab4aab342a814880d17253b75 Thu Nov 13 05:42:21 UTC 2014 Simon Glass <sjg@chromium.org> x86: ivybridge: Perform Intel microcode update on boot

Microcode updates are stored in the device tree. Work through these and
apply any that are needed.

Signed-off-by: Simon Glass <sjg@chromium.org>