Home
last modified time | relevance | path

Searched hist:"7256 cf0ab7d539b134798b699aff4e2753d3f0cf" (Results 1 – 7 of 7) sorted by relevance

/rk3399_ARM-atf/include/lib/per_cpu/
H A Dper_cpu_defs.h7256cf0ab7d539b134798b699aff4e2753d3f0cf Wed Jan 29 07:11:41 UTC 2025 Rohit Mathew <rohit.mathew@arm.com> feat(per-cpu): introduce linker changes for NUMA aware per-cpu framework

This commit introduces linker changes for NUMA aware per-cpu objects in
the BL31 and BL32 images. The per-cpu framework is designed to minimise
cache thrashing, and the linker layout ensures each CPU’s per-cpu data
is placed on a separate cache line. This isolation is expected to
improve performance when the per-cpu framework is enabled.

Signed-off-by: Sammit Joshi <sammit.joshi@arm.com>
Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Ie4d8b4e444971adbd9dba0446d1ab8cafaca1556
/rk3399_ARM-atf/include/common/
H A Dbl_common.ld.h7256cf0ab7d539b134798b699aff4e2753d3f0cf Wed Jan 29 07:11:41 UTC 2025 Rohit Mathew <rohit.mathew@arm.com> feat(per-cpu): introduce linker changes for NUMA aware per-cpu framework

This commit introduces linker changes for NUMA aware per-cpu objects in
the BL31 and BL32 images. The per-cpu framework is designed to minimise
cache thrashing, and the linker layout ensures each CPU’s per-cpu data
is placed on a separate cache line. This isolation is expected to
improve performance when the per-cpu framework is enabled.

Signed-off-by: Sammit Joshi <sammit.joshi@arm.com>
Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Ie4d8b4e444971adbd9dba0446d1ab8cafaca1556
/rk3399_ARM-atf/make_helpers/
H A Dconstraints.mk7256cf0ab7d539b134798b699aff4e2753d3f0cf Wed Jan 29 07:11:41 UTC 2025 Rohit Mathew <rohit.mathew@arm.com> feat(per-cpu): introduce linker changes for NUMA aware per-cpu framework

This commit introduces linker changes for NUMA aware per-cpu objects in
the BL31 and BL32 images. The per-cpu framework is designed to minimise
cache thrashing, and the linker layout ensures each CPU’s per-cpu data
is placed on a separate cache line. This isolation is expected to
improve performance when the per-cpu framework is enabled.

Signed-off-by: Sammit Joshi <sammit.joshi@arm.com>
Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Ie4d8b4e444971adbd9dba0446d1ab8cafaca1556
H A Ddefaults.mk7256cf0ab7d539b134798b699aff4e2753d3f0cf Wed Jan 29 07:11:41 UTC 2025 Rohit Mathew <rohit.mathew@arm.com> feat(per-cpu): introduce linker changes for NUMA aware per-cpu framework

This commit introduces linker changes for NUMA aware per-cpu objects in
the BL31 and BL32 images. The per-cpu framework is designed to minimise
cache thrashing, and the linker layout ensures each CPU’s per-cpu data
is placed on a separate cache line. This isolation is expected to
improve performance when the per-cpu framework is enabled.

Signed-off-by: Sammit Joshi <sammit.joshi@arm.com>
Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Ie4d8b4e444971adbd9dba0446d1ab8cafaca1556
/rk3399_ARM-atf/bl32/sp_min/
H A Dsp_min.ld.S7256cf0ab7d539b134798b699aff4e2753d3f0cf Wed Jan 29 07:11:41 UTC 2025 Rohit Mathew <rohit.mathew@arm.com> feat(per-cpu): introduce linker changes for NUMA aware per-cpu framework

This commit introduces linker changes for NUMA aware per-cpu objects in
the BL31 and BL32 images. The per-cpu framework is designed to minimise
cache thrashing, and the linker layout ensures each CPU’s per-cpu data
is placed on a separate cache line. This isolation is expected to
improve performance when the per-cpu framework is enabled.

Signed-off-by: Sammit Joshi <sammit.joshi@arm.com>
Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Ie4d8b4e444971adbd9dba0446d1ab8cafaca1556
/rk3399_ARM-atf/bl31/
H A Dbl31.ld.S7256cf0ab7d539b134798b699aff4e2753d3f0cf Wed Jan 29 07:11:41 UTC 2025 Rohit Mathew <rohit.mathew@arm.com> feat(per-cpu): introduce linker changes for NUMA aware per-cpu framework

This commit introduces linker changes for NUMA aware per-cpu objects in
the BL31 and BL32 images. The per-cpu framework is designed to minimise
cache thrashing, and the linker layout ensures each CPU’s per-cpu data
is placed on a separate cache line. This isolation is expected to
improve performance when the per-cpu framework is enabled.

Signed-off-by: Sammit Joshi <sammit.joshi@arm.com>
Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Ie4d8b4e444971adbd9dba0446d1ab8cafaca1556
/rk3399_ARM-atf/
H A DMakefile7256cf0ab7d539b134798b699aff4e2753d3f0cf Wed Jan 29 07:11:41 UTC 2025 Rohit Mathew <rohit.mathew@arm.com> feat(per-cpu): introduce linker changes for NUMA aware per-cpu framework

This commit introduces linker changes for NUMA aware per-cpu objects in
the BL31 and BL32 images. The per-cpu framework is designed to minimise
cache thrashing, and the linker layout ensures each CPU’s per-cpu data
is placed on a separate cache line. This isolation is expected to
improve performance when the per-cpu framework is enabled.

Signed-off-by: Sammit Joshi <sammit.joshi@arm.com>
Signed-off-by: Rohit Mathew <rohit.mathew@arm.com>
Change-Id: Ie4d8b4e444971adbd9dba0446d1ab8cafaca1556