Home
last modified time | relevance | path

Searched hist:"67 a2a1dd5cea8c393ea31469c8105ef00be632a4" (Results 1 – 2 of 2) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/
H A Dcru_rk3328.h67a2a1dd5cea8c393ea31469c8105ef00be632a4 Thu Mar 18 08:46:19 UTC 2021 David Wu <david.wu@rock-chips.com> clk: rk3328: Implement the gmac2phy clock assignment

Implement the setting parent and rate for gmac2phy clock, and
add internal pll div set for gmac2phy clk.

Change-Id: I6d083a562979c3f9ef71fa581d90af1b3ecb9aa9
Signed-off-by: David Wu <david.wu@rock-chips.com>
/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3328.c67a2a1dd5cea8c393ea31469c8105ef00be632a4 Thu Mar 18 08:46:19 UTC 2021 David Wu <david.wu@rock-chips.com> clk: rk3328: Implement the gmac2phy clock assignment

Implement the setting parent and rate for gmac2phy clock, and
add internal pll div set for gmac2phy clk.

Change-Id: I6d083a562979c3f9ef71fa581d90af1b3ecb9aa9
Signed-off-by: David Wu <david.wu@rock-chips.com>