Home
last modified time | relevance | path

Searched hist:"3 d00936c5e41814d4e2bf792db9ec8f32fb808c2" (Results 1 – 3 of 3) sorted by relevance

/rk3399_rockchip-uboot/drivers/mtd/nand/raw/
H A Ddenali.h3d00936c5e41814d4e2bf792db9ec8f32fb808c2 Wed Dec 19 11:03:18 UTC 2018 Masahiro Yamada <yamada.masahiro@socionext.com> UPSTREAM: mtd: rawnand: denali: optimize timing parameters for data interface

Based on Linux commit 1dfac31a5a63ac04a9b5fbc3f5105a586560f191

This commit improves the ->setup_data_interface() hook.

The denali_setup_data_interface() needs the frequency of clk_x
and the ratio of clk_x / clk.

The latter is currently hardcoded in the driver, like this:

#define DENALI_CLK_X_MULT 6

The IP datasheet requires that clk_x / clk be 4, 5, or 6. I just
chose 6 because it is the most defensive value, but it is not optimal.
By getting the clock rate of both "clk" and "clk_x", the driver can
compute the timing values more precisely.

To not break the existing platforms, the fallback value, 50 MHz is
provided. It is true for all upstreamed platforms.

Change-Id: Ia8b76dbbbac6ae1d82936a633c457280e3adc315
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
(cherry picked from commit 8ccfbfb3e1c54caf67def3626ca046fafaa5092d)
H A Ddenali.c3d00936c5e41814d4e2bf792db9ec8f32fb808c2 Wed Dec 19 11:03:18 UTC 2018 Masahiro Yamada <yamada.masahiro@socionext.com> UPSTREAM: mtd: rawnand: denali: optimize timing parameters for data interface

Based on Linux commit 1dfac31a5a63ac04a9b5fbc3f5105a586560f191

This commit improves the ->setup_data_interface() hook.

The denali_setup_data_interface() needs the frequency of clk_x
and the ratio of clk_x / clk.

The latter is currently hardcoded in the driver, like this:

#define DENALI_CLK_X_MULT 6

The IP datasheet requires that clk_x / clk be 4, 5, or 6. I just
chose 6 because it is the most defensive value, but it is not optimal.
By getting the clock rate of both "clk" and "clk_x", the driver can
compute the timing values more precisely.

To not break the existing platforms, the fallback value, 50 MHz is
provided. It is true for all upstreamed platforms.

Change-Id: Ia8b76dbbbac6ae1d82936a633c457280e3adc315
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
(cherry picked from commit 8ccfbfb3e1c54caf67def3626ca046fafaa5092d)
H A Ddenali_dt.c3d00936c5e41814d4e2bf792db9ec8f32fb808c2 Wed Dec 19 11:03:18 UTC 2018 Masahiro Yamada <yamada.masahiro@socionext.com> UPSTREAM: mtd: rawnand: denali: optimize timing parameters for data interface

Based on Linux commit 1dfac31a5a63ac04a9b5fbc3f5105a586560f191

This commit improves the ->setup_data_interface() hook.

The denali_setup_data_interface() needs the frequency of clk_x
and the ratio of clk_x / clk.

The latter is currently hardcoded in the driver, like this:

#define DENALI_CLK_X_MULT 6

The IP datasheet requires that clk_x / clk be 4, 5, or 6. I just
chose 6 because it is the most defensive value, but it is not optimal.
By getting the clock rate of both "clk" and "clk_x", the driver can
compute the timing values more precisely.

To not break the existing platforms, the fallback value, 50 MHz is
provided. It is true for all upstreamed platforms.

Change-Id: Ia8b76dbbbac6ae1d82936a633c457280e3adc315
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
(cherry picked from commit 8ccfbfb3e1c54caf67def3626ca046fafaa5092d)