Searched hist:"379 b3280b30c4aad5ff0fdf1cd6431c5fa6861b1" (Results 1 – 5 of 5) sorted by relevance
| /rk3399_rockchip-uboot/arch/arc/include/asm/ |
| H A D | cache.h | 379b3280b30c4aad5ff0fdf1cd6431c5fa6861b1 Mon Dec 14 14:14:46 UTC 2015 Alexey Brodkin <Alexey.Brodkin@synopsys.com> arc: cache - accommodate different L1 cache line lengths
ARC core could be configured with different L1 and L2 (AKA SLC) cache
line lengths. At least these values are possible and were really used:
32, 64 or 128 bytes.
Current implementation requires cache line to be selected upon U-Boot
configuration and then it will only work on matching hardware. Indeed
this is quite efficient because cache line length gets hardcoded during
code compilation. But OTOH it makes binary less portable.
With this commit we allow U-Boot to determine real L1 cache line length
early in runtime and use this value later on. This extends portability
of U-Boot binary a lot.
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
|
| /rk3399_rockchip-uboot/arch/arc/lib/ |
| H A D | cache.c | 379b3280b30c4aad5ff0fdf1cd6431c5fa6861b1 Mon Dec 14 14:14:46 UTC 2015 Alexey Brodkin <Alexey.Brodkin@synopsys.com> arc: cache - accommodate different L1 cache line lengths
ARC core could be configured with different L1 and L2 (AKA SLC) cache
line lengths. At least these values are possible and were really used:
32, 64 or 128 bytes.
Current implementation requires cache line to be selected upon U-Boot
configuration and then it will only work on matching hardware. Indeed
this is quite efficient because cache line length gets hardcoded during
code compilation. But OTOH it makes binary less portable.
With this commit we allow U-Boot to determine real L1 cache line length
early in runtime and use this value later on. This extends portability
of U-Boot binary a lot.
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
|
| /rk3399_rockchip-uboot/configs/ |
| H A D | tb100_defconfig | 379b3280b30c4aad5ff0fdf1cd6431c5fa6861b1 Mon Dec 14 14:14:46 UTC 2015 Alexey Brodkin <Alexey.Brodkin@synopsys.com> arc: cache - accommodate different L1 cache line lengths
ARC core could be configured with different L1 and L2 (AKA SLC) cache
line lengths. At least these values are possible and were really used:
32, 64 or 128 bytes.
Current implementation requires cache line to be selected upon U-Boot
configuration and then it will only work on matching hardware. Indeed
this is quite efficient because cache line length gets hardcoded during
code compilation. But OTOH it makes binary less portable.
With this commit we allow U-Boot to determine real L1 cache line length
early in runtime and use this value later on. This extends portability
of U-Boot binary a lot.
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
|
| H A D | axs101_defconfig | 379b3280b30c4aad5ff0fdf1cd6431c5fa6861b1 Mon Dec 14 14:14:46 UTC 2015 Alexey Brodkin <Alexey.Brodkin@synopsys.com> arc: cache - accommodate different L1 cache line lengths
ARC core could be configured with different L1 and L2 (AKA SLC) cache
line lengths. At least these values are possible and were really used:
32, 64 or 128 bytes.
Current implementation requires cache line to be selected upon U-Boot
configuration and then it will only work on matching hardware. Indeed
this is quite efficient because cache line length gets hardcoded during
code compilation. But OTOH it makes binary less portable.
With this commit we allow U-Boot to determine real L1 cache line length
early in runtime and use this value later on. This extends portability
of U-Boot binary a lot.
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
|
| /rk3399_rockchip-uboot/arch/arc/ |
| H A D | Kconfig | 379b3280b30c4aad5ff0fdf1cd6431c5fa6861b1 Mon Dec 14 14:14:46 UTC 2015 Alexey Brodkin <Alexey.Brodkin@synopsys.com> arc: cache - accommodate different L1 cache line lengths
ARC core could be configured with different L1 and L2 (AKA SLC) cache
line lengths. At least these values are possible and were really used:
32, 64 or 128 bytes.
Current implementation requires cache line to be selected upon U-Boot
configuration and then it will only work on matching hardware. Indeed
this is quite efficient because cache line length gets hardcoded during
code compilation. But OTOH it makes binary less portable.
With this commit we allow U-Boot to determine real L1 cache line length
early in runtime and use this value later on. This extends portability
of U-Boot binary a lot.
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
|