Home
last modified time | relevance | path

Searched hist:"32 c8cfb23cd8beb814edd217c02e6aa5c7a64acf" (Results 1 – 3 of 3) sorted by relevance

/rk3399_rockchip-uboot/include/
H A Dfsl_esdhc.h32c8cfb23cd8beb814edd217c02e6aa5c7a64acf Wed Feb 09 03:54:10 UTC 2011 Priyanka Jain <Priyanka.Jain@freescale.com> fsl_esdhc: Deal with watermark level register related changes

P1010 and P1014 has v2.3 version of FSL eSDHC controller in which watermark
level register description has been changed:

9-15 bits represent WR_WML[0:6], Max value = 128 represented by 0x00
25-31 bits represent RD_WML[0:6], Max value = 128 represented by 0x00

Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Poonam Aggrwal <Poonam.Aggrwal@freescale.com>
Tested-by: Stefano Babic <sbabic@denx.de>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
/rk3399_rockchip-uboot/drivers/mmc/
H A Dfsl_esdhc.c32c8cfb23cd8beb814edd217c02e6aa5c7a64acf Wed Feb 09 03:54:10 UTC 2011 Priyanka Jain <Priyanka.Jain@freescale.com> fsl_esdhc: Deal with watermark level register related changes

P1010 and P1014 has v2.3 version of FSL eSDHC controller in which watermark
level register description has been changed:

9-15 bits represent WR_WML[0:6], Max value = 128 represented by 0x00
25-31 bits represent RD_WML[0:6], Max value = 128 represented by 0x00

Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Poonam Aggrwal <Poonam.Aggrwal@freescale.com>
Tested-by: Stefano Babic <sbabic@denx.de>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
/rk3399_rockchip-uboot/arch/powerpc/include/asm/
H A Dconfig_mpc85xx.h32c8cfb23cd8beb814edd217c02e6aa5c7a64acf Wed Feb 09 03:54:10 UTC 2011 Priyanka Jain <Priyanka.Jain@freescale.com> fsl_esdhc: Deal with watermark level register related changes

P1010 and P1014 has v2.3 version of FSL eSDHC controller in which watermark
level register description has been changed:

9-15 bits represent WR_WML[0:6], Max value = 128 represented by 0x00
25-31 bits represent RD_WML[0:6], Max value = 128 represented by 0x00

Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Poonam Aggrwal <Poonam.Aggrwal@freescale.com>
Tested-by: Stefano Babic <sbabic@denx.de>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>