Searched hist:"22 e63ff3a23d189187d96dbcec50e94233027b3a" (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/drivers/spi/ |
| H A D | cadence_qspi_apb.c | 22e63ff3a23d189187d96dbcec50e94233027b3a Tue Nov 29 12:58:33 UTC 2016 Phil Edworthy <PHIL.EDWORTHY@renesas.com> spi: cadence_qspi: Fix CS timings
The Cadence QSPI controller has specified overheads for the various CS
times that are in addition to those programmed in to the Device Delay
register. The overheads are different for the delays.
In addition, the existing code does not handle the case when the delay
is less than a SCLK period.
This change accurately calculates the additional delays in Ref clocks.
Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com>
Reviewed-by: Jagan Teki <jagan@openedev.com>
|