Home
last modified time | relevance | path

Searched hist:"1 cf55aba4902d43c95e5a24acf6d85de96923dc0" (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/docs/plat/
H A Dintel-stratix10.rst1cf55aba4902d43c95e5a24acf6d85de96923dc0 Tue Feb 26 01:25:14 UTC 2019 Tien Hock, Loh <tien.hock.loh@intel.com> plat: intel: Add BL31 support to Intel Stratix10 SoCFPGA platform

This adds BL31 support to Intel Stratix10 SoCFPGA platform. BL31 in TF-A
supports:
- PSCI calls to enable 4 CPU cores
- PSCI mailbox calls for FPGA reconfiguration

Signed-off-by: Loh Tien Hock <tien.hock.loh@intel.com>
/rk3399_ARM-atf/plat/intel/soc/stratix10/
H A Dbl31_plat_setup.c1cf55aba4902d43c95e5a24acf6d85de96923dc0 Tue Feb 26 01:25:14 UTC 2019 Tien Hock, Loh <tien.hock.loh@intel.com> plat: intel: Add BL31 support to Intel Stratix10 SoCFPGA platform

This adds BL31 support to Intel Stratix10 SoCFPGA platform. BL31 in TF-A
supports:
- PSCI calls to enable 4 CPU cores
- PSCI mailbox calls for FPGA reconfiguration

Signed-off-by: Loh Tien Hock <tien.hock.loh@intel.com>
H A Dplatform.mk1cf55aba4902d43c95e5a24acf6d85de96923dc0 Tue Feb 26 01:25:14 UTC 2019 Tien Hock, Loh <tien.hock.loh@intel.com> plat: intel: Add BL31 support to Intel Stratix10 SoCFPGA platform

This adds BL31 support to Intel Stratix10 SoCFPGA platform. BL31 in TF-A
supports:
- PSCI calls to enable 4 CPU cores
- PSCI mailbox calls for FPGA reconfiguration

Signed-off-by: Loh Tien Hock <tien.hock.loh@intel.com>