Searched +full:r8a7740 +full:- +full:cpg +full:- +full:clocks (Results 1 – 10 of 10) sorted by relevance
1 // SPDX-License-Identifier: GPL-2.03 * Device Tree Source for the R-Mobile A1 (R8A77400) SoC8 #include <dt-bindings/clock/r8a7740-clock.h>9 #include <dt-bindings/interrupt-controller/arm-gic.h>10 #include <dt-bindings/interrupt-controller/irq.h>13 compatible = "renesas,r8a7740";14 interrupt-parent = <&gic>;15 #address-cells = <1>;16 #size-cells = <1>;19 #address-cells = <1>;[all …]
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---4 $id: http://devicetree.org/schemas/clock/renesas,cpg-clocks.yaml#5 $schema: http://devicetree.org/meta-schemas/core.yaml#7 title: Renesas Clock Pulse Generator (CPG)10 - Geert Uytterhoeven <geert+renesas@glider.be>13 The Clock Pulse Generator (CPG) generates core clocks for the SoC. It16 The CPG may also provide a Clock Domain for SoC devices, in combination with17 the CPG Module Stop (MSTP) Clocks.22 - const: renesas,r8a73a4-cpg-clocks # R-Mobile APE6[all …]
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---4 $id: http://devicetree.org/schemas/clock/renesas,cpg-div6-clock.yaml#5 $schema: http://devicetree.org/meta-schemas/core.yaml#7 title: Renesas CPG DIV6 Clock10 - Geert Uytterhoeven <geert+renesas@glider.be>13 The CPG DIV6 clocks are variable factor clocks provided by the Clock Pulse14 Generator (CPG). Their clock input is divided by a configurable factor from 120 - enum:21 - renesas,r8a73a4-div6-clock # R-Mobile APE6[all …]
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---4 $id: http://devicetree.org/schemas/clock/renesas,cpg-mstp-clocks.yaml#5 $schema: http://devicetree.org/meta-schemas/core.yaml#7 title: Renesas Clock Pulse Generator (CPG) Module Stop (MSTP) Clocks10 - Geert Uytterhoeven <geert+renesas@glider.be>13 The Clock Pulse Generator (CPG) can gate SoC device clocks. The gates are16 This device tree binding describes a single 32 gate clocks group per node.17 Clocks are referenced by user nodes by the Module Stop (MSTP) node phandle23 - enum:[all …]
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---5 $schema: http://devicetree.org/meta-schemas/core.yaml#10 - Geert Uytterhoeven <geert+renesas@glider.be>11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>14 The CMT is a multi-channel 16/32/48-bit timer/counter with configurable clock26 - items:27 - enum:28 - renesas,r8a7740-cmt0 # 32-bit CMT0 on R-Mobile A129 - renesas,r8a7740-cmt1 # 48-bit CMT1 on R-Mobile A1[all …]
1 // SPDX-License-Identifier: GPL-2.03 * r8a7740 Core CPG Clocks8 #include <linux/clk-provider.h>63 r8a7740_cpg_register_clock(struct device_node *np, struct r8a7740_cpg *cpg, in r8a7740_cpg_register_clock() argument94 /* PLLC0/1 are configurable multiplier clocks. Register them as in r8a7740_cpg_register_clock()95 * fixed factor clocks for now as there's no generic multiplier in r8a7740_cpg_register_clock()99 u32 value = readl(cpg->reg + CPG_FRQCRC); in r8a7740_cpg_register_clock()103 u32 value = readl(cpg->reg + CPG_FRQCRA); in r8a7740_cpg_register_clock()108 u32 value = readl(cpg->reg + CPG_PLLC2CR); in r8a7740_cpg_register_clock()112 u32 value = readl(cpg->reg + CPG_USBCKCR); in r8a7740_cpg_register_clock()[all …]
1 # SPDX-License-Identifier: GPL-2.03 obj-$(CONFIG_CLK_EMEV2) += clk-emev2.o4 obj-$(CONFIG_CLK_RZA1) += clk-rz.o5 obj-$(CONFIG_CLK_R7S9210) += r7s9210-cpg-mssr.o6 obj-$(CONFIG_CLK_R8A73A4) += clk-r8a73a4.o7 obj-$(CONFIG_CLK_R8A7740) += clk-r8a7740.o8 obj-$(CONFIG_CLK_R8A7742) += r8a7742-cpg-mssr.o9 obj-$(CONFIG_CLK_R8A7743) += r8a7743-cpg-mssr.o10 obj-$(CONFIG_CLK_R8A7745) += r8a7745-cpg-mssr.o11 obj-$(CONFIG_CLK_R8A77470) += r8a77470-cpg-mssr.o[all …]
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"10 - Geert Uytterhoeven <geert+renesas@glider.be>13 - $ref: serial.yaml#18 - items:19 - enum:20 - renesas,scifa-r8a73a4 # R-Mobile APE621 - renesas,scifa-r8a7740 # R-Mobile A122 - renesas,scifa-sh73a0 # SH-Mobile AG5[all …]
1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)3 ---5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"10 - Wolfram Sang <wsa+renesas@sang-engineering.com>13 - $ref: "mmc-controller.yaml"18 - items:19 - const: renesas,sdhi-sh73a0 # R-Mobile APE620 - items:21 - const: renesas,sdhi-r7s72100 # RZ/A1H22 - items:[all …]
... -boot-2021.07/.readthedocs.yml u-boot-2021.07/Kbuild u-boot-2021.07 ...