Home
last modified time | relevance | path

Searched full:enum (Results 1 – 25 of 13806) sorted by relevance

12345678910>>...553

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_2_enum.h27 typedef enum CRTC_CONTROL_CRTC_START_POINT_CNTL {
31 typedef enum CRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL {
35 typedef enum CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL {
41 typedef enum CRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY {
45 typedef enum CRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE {
49 typedef enum CRTC_CONTROL_CRTC_SOF_PULL_EN {
53 typedef enum CRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL {
57 typedef enum CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL {
61 typedef enum CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL {
65 typedef enum CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN {
[all …]
H A Ddce_11_0_enum.h27 typedef enum CRTC_CONTROL_CRTC_START_POINT_CNTL {
31 typedef enum CRTC_CONTROL_CRTC_FIELD_NUMBER_CNTL {
35 typedef enum CRTC_CONTROL_CRTC_DISABLE_POINT_CNTL {
41 typedef enum CRTC_CONTROL_CRTC_FIELD_NUMBER_POLARITY {
45 typedef enum CRTC_CONTROL_CRTC_DISP_READ_REQUEST_DISABLE {
49 typedef enum CRTC_CONTROL_CRTC_SOF_PULL_EN {
53 typedef enum CRTC_H_SYNC_B_CNTL_CRTC_H_SYNC_B_POL {
57 typedef enum CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MAX_SEL {
61 typedef enum CRTC_V_TOTAL_CONTROL_CRTC_V_TOTAL_MIN_SEL {
65 typedef enum CRTC_V_TOTAL_CONTROL_CRTC_SET_V_TOTAL_MIN_MASK_EN {
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852bs/phl/hal_g6/
H A Dhal_api_mac.h60 enum rtw_hal_status rtw_hal_mac_get_pwr_state(struct hal_info_t *hal_info,
61 enum rtw_mac_pwr_st *pwr_state);
63 enum rtw_hal_status rtw_hal_mac_power_switch(struct rtw_phl_com_t *phl_com,
67 enum rtw_hal_status rtw_hal_mac_dbcc_pre_cfg(struct rtw_phl_com_t *phl_com,
70 enum rtw_hal_status rtw_hal_mac_dbcc_cfg(struct rtw_phl_com_t *phl_com,
73 enum rtw_hal_status
75 enum rtw_hal_status
77 enum rtw_hal_status
79 enum rtw_hal_status
82 enum rtw_hal_status rtw_hal_mac_watchdog(struct hal_info_t *hal_info);
[all …]
H A Dhal_api_drv.h42 enum rf_path path, u32 addr, u32 mask);
45 enum rf_path path, u32 addr, u32 mask, u32 data);
59 enum rtw_hal_status
63 enum rtw_hal_status
67 enum rtw_hal_status
79 enum rtw_hal_status
82 enum rtw_hal_status
85 enum rtw_hal_status
88 enum rtw_hal_status
91 enum rtw_hal_status
[all …]
H A Dhal_api.h33 enum rf_path path, u32 offset, u32 bit_mask);
35 enum rf_path path, u32 offset, u32 bit_mask, u32 data);
44 enum rtw_hal_status
46 enum rtw_hal_status
51 void rtw_hal_config_interrupt(void *h, enum rtw_phl_config_int int_mode);
60 enum rtw_hal_status rtw_hal_get_pwr_state(void *h, enum rtw_mac_pwr_st *pwr_state);
62 enum rtw_hal_status rtw_hal_init(void *drv_priv,
63 struct rtw_phl_com_t *phl_com, void **hal, enum rtl_ic_id chip_id);
73 void rtw_hal_set_default_var(void *hal, enum rtw_hal_set_def_var_rsn rsn);
77 enum rtw_hal_status rtw_hal_ser_ctrl(void *hal, bool en);
[all …]
H A Dhal_api_bb.h17 enum phl_phy_idx rtw_hal_bb_band_to_phy_idx(struct rtw_hal_com_t *hal_com, u8 band_idx);
19 void rtw_hal_bb_tssi_cont_en(struct hal_info_t *hal_info, bool en, enum rf_path path);
21 void rtw_hal_bb_reset_en(struct hal_info_t *hal_info,bool en, enum phl_phy_idx phy_idx);
27 enum rtw_hal_status rtw_hal_bb_watchdog(struct hal_info_t *hal_info, u8 is_lps);
28 enum rtw_hal_status rtw_hal_bb_simple_watchdog(struct hal_info_t *hal_info, u8 io_en);
38 enum rtw_hal_status rtw_hal_bb_ctrl_rx_cca(struct rtw_hal_com_t *hal_com,
39 bool cca_en, enum phl_phy_idx phy_idx);
40 enum rtw_hal_status rtw_hal_bb_ctrl_dbcc(struct hal_info_t *hal_info, bool dbcc_en);
41 enum rtw_hal_status rtw_hal_bb_cfg_dbcc(struct hal_info_t *hal_info, bool dbcc_en);
52 enum rf_path path, u32 addr, u32 mask);
[all …]
H A Dhal_api_rf.h18 enum halrf_thermal_status{
25 enum rtw_hal_status
34 enum rtw_hal_status rtw_hal_rf_get_pwrtrack(struct hal_info_t *hal_info, u8 *txpwr_track_status);
38 enum rtw_hal_status rtw_hal_rf_set_pwrtrack(struct hal_info_t *hal_info, u8 phy_idx, u8 txpwr_track…
42 enum rtw_hal_status rtw_hal_rf_get_thermal(struct hal_info_t *hal_info, u8 rf_path, u8 *thermal);
44 enum rtw_hal_status rtw_hal_rf_set_tssi(struct hal_info_t *hal_info, u8 phy_idx, u8 rf_path, u32 ts…
46 enum rtw_hal_status rtw_hal_rf_get_tssi(struct hal_info_t *hal_info, u8 phy_idx, u8 rf_path, u32 *t…
48 enum rtw_hal_status rtw_hal_rf_get_online_tssi_de(struct hal_info_t *hal_info, u8 phy_idx, u8 rf_pa…
50 enum rtw_hal_status rtw_hal_rf_set_tssi_offset(struct hal_info_t *hal_info, u8 phy_idx, u32 tssi_de…
52 enum rtw_hal_status rtw_hal_rf_set_continuous_tx(struct hal_info_t *hal_info);
[all …]
H A Dhal_api_rf.c21 enum rtw_hal_status
26 enum rtw_hal_status hal_status = RTW_HAL_STATUS_FAILURE; in rtw_hal_rf_init()
95 enum rtw_hal_status
97 u8 *efuse_map, enum rtw_efuse_info info_type, void *value, in rtw_hal_rf_get_efuse_info()
113 enum phl_phy_idx phy_idx, in rtw_hal_rf_set_power_table_switch()
132 const char *rtw_hal_rf_get_pw_lmt_regu_type_str(struct hal_info_t *hal_info, enum band_type band) in rtw_hal_rf_get_pw_lmt_regu_type_str()
137 enum rtw_hal_status rtw_hal_rf_read_pwr_table( in rtw_hal_rf_read_pwr_table()
152 enum rtw_hal_status rtw_hal_rf_wl_tx_power_control(struct rtw_hal_com_t *hal_com, in rtw_hal_rf_wl_tx_power_control()
164 enum rtw_hal_status rtw_hal_rf_get_pwrtrack(struct hal_info_t *hal_info, u8 *txpwr_track_status) in rtw_hal_rf_get_pwrtrack()
175 enum rtw_hal_status rtw_hal_rf_set_pwrtrack(struct hal_info_t *hal_info, u8 phy_idx, u8 txpwr_track… in rtw_hal_rf_set_pwrtrack()
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852be/phl/hal_g6/
H A Dhal_api_mac.h60 enum rtw_hal_status rtw_hal_mac_get_pwr_state(struct hal_info_t *hal_info,
61 enum rtw_mac_pwr_st *pwr_state);
63 enum rtw_hal_status rtw_hal_mac_power_switch(struct rtw_phl_com_t *phl_com,
67 enum rtw_hal_status rtw_hal_mac_dbcc_pre_cfg(struct rtw_phl_com_t *phl_com,
70 enum rtw_hal_status rtw_hal_mac_dbcc_cfg(struct rtw_phl_com_t *phl_com,
73 enum rtw_hal_status
75 enum rtw_hal_status
77 enum rtw_hal_status
79 enum rtw_hal_status
82 enum rtw_hal_status rtw_hal_mac_watchdog(struct hal_info_t *hal_info);
[all …]
H A Dhal_api_drv.h42 enum rf_path path, u32 addr, u32 mask);
45 enum rf_path path, u32 addr, u32 mask, u32 data);
59 enum rtw_hal_status
63 enum rtw_hal_status
67 enum rtw_hal_status
79 enum rtw_hal_status
82 enum rtw_hal_status
85 enum rtw_hal_status
88 enum rtw_hal_status
91 enum rtw_hal_status
[all …]
H A Dhal_api.h33 enum rf_path path, u32 offset, u32 bit_mask);
35 enum rf_path path, u32 offset, u32 bit_mask, u32 data);
44 enum rtw_hal_status
46 enum rtw_hal_status
51 void rtw_hal_config_interrupt(void *h, enum rtw_phl_config_int int_mode);
60 enum rtw_hal_status rtw_hal_get_pwr_state(void *h, enum rtw_mac_pwr_st *pwr_state);
62 enum rtw_hal_status rtw_hal_init(void *drv_priv,
63 struct rtw_phl_com_t *phl_com, void **hal, enum rtl_ic_id chip_id);
73 void rtw_hal_set_default_var(void *hal, enum rtw_hal_set_def_var_rsn rsn);
77 enum rtw_hal_status rtw_hal_ser_ctrl(void *hal, bool en);
[all …]
H A Dhal_api_bb.h17 enum phl_phy_idx rtw_hal_bb_band_to_phy_idx(struct rtw_hal_com_t *hal_com, u8 band_idx);
19 void rtw_hal_bb_tssi_cont_en(struct hal_info_t *hal_info, bool en, enum rf_path path);
21 void rtw_hal_bb_reset_en(struct hal_info_t *hal_info,bool en, enum phl_phy_idx phy_idx);
27 enum rtw_hal_status rtw_hal_bb_watchdog(struct hal_info_t *hal_info, u8 is_lps);
28 enum rtw_hal_status rtw_hal_bb_simple_watchdog(struct hal_info_t *hal_info, u8 io_en);
38 enum rtw_hal_status rtw_hal_bb_ctrl_rx_cca(struct rtw_hal_com_t *hal_com,
39 bool cca_en, enum phl_phy_idx phy_idx);
40 enum rtw_hal_status rtw_hal_bb_ctrl_dbcc(struct hal_info_t *hal_info, bool dbcc_en);
41 enum rtw_hal_status rtw_hal_bb_cfg_dbcc(struct hal_info_t *hal_info, bool dbcc_en);
52 enum rf_path path, u32 addr, u32 mask);
[all …]
H A Dhal_api_rf.h18 enum halrf_thermal_status{
25 enum rtw_hal_status
34 enum rtw_hal_status rtw_hal_rf_get_pwrtrack(struct hal_info_t *hal_info, u8 *txpwr_track_status);
38 enum rtw_hal_status rtw_hal_rf_set_pwrtrack(struct hal_info_t *hal_info, u8 phy_idx, u8 txpwr_track…
42 enum rtw_hal_status rtw_hal_rf_get_thermal(struct hal_info_t *hal_info, u8 rf_path, u8 *thermal);
44 enum rtw_hal_status rtw_hal_rf_set_tssi(struct hal_info_t *hal_info, u8 phy_idx, u8 rf_path, u32 ts…
46 enum rtw_hal_status rtw_hal_rf_get_tssi(struct hal_info_t *hal_info, u8 phy_idx, u8 rf_path, u32 *t…
48 enum rtw_hal_status rtw_hal_rf_get_online_tssi_de(struct hal_info_t *hal_info, u8 phy_idx, u8 rf_pa…
50 enum rtw_hal_status rtw_hal_rf_set_tssi_offset(struct hal_info_t *hal_info, u8 phy_idx, u32 tssi_de…
52 enum rtw_hal_status rtw_hal_rf_set_continuous_tx(struct hal_info_t *hal_info);
[all …]
H A Dhal_api_rf.c21 enum rtw_hal_status
26 enum rtw_hal_status hal_status = RTW_HAL_STATUS_FAILURE; in rtw_hal_rf_init()
95 enum rtw_hal_status
97 u8 *efuse_map, enum rtw_efuse_info info_type, void *value, in rtw_hal_rf_get_efuse_info()
113 enum phl_phy_idx phy_idx, in rtw_hal_rf_set_power_table_switch()
132 const char *rtw_hal_rf_get_pw_lmt_regu_type_str(struct hal_info_t *hal_info, enum band_type band) in rtw_hal_rf_get_pw_lmt_regu_type_str()
137 enum rtw_hal_status rtw_hal_rf_read_pwr_table( in rtw_hal_rf_read_pwr_table()
152 enum rtw_hal_status rtw_hal_rf_wl_tx_power_control(struct rtw_hal_com_t *hal_com, in rtw_hal_rf_wl_tx_power_control()
164 enum rtw_hal_status rtw_hal_rf_get_pwrtrack(struct hal_info_t *hal_info, u8 *txpwr_track_status) in rtw_hal_rf_get_pwrtrack()
175 enum rtw_hal_status rtw_hal_rf_set_pwrtrack(struct hal_info_t *hal_info, u8 phy_idx, u8 txpwr_track… in rtw_hal_rf_set_pwrtrack()
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852be/phl/hal_g6/test/mp/
H A Dhal_test_mp_api.h19 enum rtw_hal_status rtw_hal_mp_cal_trigger(
21 enum rtw_hal_status rtw_hal_mp_cal_set_capability(
23 enum rtw_hal_status rtw_hal_mp_cal_get_capability(
25 enum rtw_hal_status rtw_hal_mp_cal_get_tssi_de(
27 enum rtw_hal_status rtw_hal_mp_cal_set_tssi_de(
29 enum rtw_hal_status rtw_hal_mp_cal_get_txpwr_final_abs(
31 enum rtw_hal_status rtw_hal_mp_cal_trigger_dpk_tracking(
33 enum rtw_hal_status rtw_hal_mp_set_tssi_avg(
36 enum rtw_hal_status rtw_hal_mp_psd_init(
38 enum rtw_hal_status rtw_hal_mp_psd_restore(
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852bs/phl/hal_g6/test/mp/
H A Dhal_test_mp_api.h19 enum rtw_hal_status rtw_hal_mp_cal_trigger(
21 enum rtw_hal_status rtw_hal_mp_cal_set_capability(
23 enum rtw_hal_status rtw_hal_mp_cal_get_capability(
25 enum rtw_hal_status rtw_hal_mp_cal_get_tssi_de(
27 enum rtw_hal_status rtw_hal_mp_cal_set_tssi_de(
29 enum rtw_hal_status rtw_hal_mp_cal_get_txpwr_final_abs(
31 enum rtw_hal_status rtw_hal_mp_cal_trigger_dpk_tracking(
33 enum rtw_hal_status rtw_hal_mp_set_tssi_avg(
36 enum rtw_hal_status rtw_hal_mp_psd_init(
38 enum rtw_hal_status rtw_hal_mp_psd_restore(
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/
H A Dvega10_enum.h50 typedef enum GDS_PERFCOUNT_SELECT {
180 * MEM_PWR_FORCE_CTRL enum
183 typedef enum MEM_PWR_FORCE_CTRL {
191 * MEM_PWR_FORCE_CTRL2 enum
194 typedef enum MEM_PWR_FORCE_CTRL2 {
200 * MEM_PWR_DIS_CTRL enum
203 typedef enum MEM_PWR_DIS_CTRL {
209 * MEM_PWR_SEL_CTRL enum
212 typedef enum MEM_PWR_SEL_CTRL {
219 * MEM_PWR_SEL_CTRL2 enum
[all …]
H A Dnavi10_enum.h50 typedef enum GDS_PERFCOUNT_SELECT {
180 * GATCL1RequestType enum
183 typedef enum GATCL1RequestType {
190 * UTCL1RequestType enum
193 typedef enum UTCL1RequestType {
200 * UTCL1FaultType enum
203 typedef enum UTCL1FaultType {
211 * UTCL0RequestType enum
214 typedef enum UTCL0RequestType {
221 * UTCL0FaultType enum
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852be/phl/
H A Dphl_api.h32 enum rf_path path, u32 offset, u32 bit_mask);
34 enum rf_path path, u32 offset, u32 bit_mask, u32 data);
35 enum rtw_phl_status rtw_phl_interrupt_handler(void *phl);
53 enum rtw_phl_status rtw_phl_init(void *drv_priv, void **phl,
65 enum rtw_phl_status rtw_phl_trx_alloc(void *phl);
70 enum rtw_phl_status rtw_phl_preload(void *phl);
71 enum rtw_phl_status rtw_phl_start(void *phl);
75 void rtw_phl_ps_set_rt_cap(void *phl, u8 band_idx, bool ps_allow, enum phl_ps_rt_rson rt_rson);
76 enum rtw_phl_status rtw_phl_ps_set_rf_state(void *phl, u8 band_idx, enum rtw_rf_state rf_state);
78 enum rtw_phl_status rtw_phl_suspend(void *phl, struct rtw_phl_stainfo_t *sta, u8 wow_en);
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852bs/phl/
H A Dphl_api.h32 enum rf_path path, u32 offset, u32 bit_mask);
34 enum rf_path path, u32 offset, u32 bit_mask, u32 data);
35 enum rtw_phl_status rtw_phl_interrupt_handler(void *phl);
53 enum rtw_phl_status rtw_phl_init(void *drv_priv, void **phl,
65 enum rtw_phl_status rtw_phl_trx_alloc(void *phl);
70 enum rtw_phl_status rtw_phl_preload(void *phl);
71 enum rtw_phl_status rtw_phl_start(void *phl);
75 void rtw_phl_ps_set_rt_cap(void *phl, u8 band_idx, bool ps_allow, enum phl_ps_rt_rson rt_rson);
76 enum rtw_phl_status rtw_phl_ps_set_rf_state(void *phl, u8 band_idx, enum rtw_rf_state rf_state);
78 enum rtw_phl_status rtw_phl_suspend(void *phl, struct rtw_phl_stainfo_t *sta, u8 wow_en);
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/include/asm/
H A Dinsn.h31 enum aarch64_insn_encoding_class {
41 enum aarch64_insn_hint_cr_op {
75 enum aarch64_insn_imm_type {
91 enum aarch64_insn_register_type {
101 enum aarch64_insn_register {
139 enum aarch64_insn_special_register {
162 enum aarch64_insn_variant {
167 enum aarch64_insn_condition {
185 enum aarch64_insn_branch_type {
193 enum aarch64_insn_size_type {
[all …]
/OK3568_Linux_fs/kernel/include/uapi/rdma/
H A Dib_user_ioctl_cmds.h42 enum uverbs_default_objects {
62 enum {
67 enum uverbs_methods_device {
77 enum uverbs_attrs_invoke_write_cmd_attr_ids {
83 enum uverbs_attrs_query_port_cmd_attr_ids {
88 enum uverbs_attrs_get_context_attr_ids {
93 enum uverbs_attrs_query_context_attr_ids {
98 enum uverbs_attrs_create_cq_cmd_attr_ids {
109 enum uverbs_attrs_destroy_cq_cmd_attr_ids {
114 enum uverbs_attrs_create_flow_action_esp {
[all …]
/OK3568_Linux_fs/kernel/include/uapi/linux/netfilter/
H A Dnf_tables.h14 * enum nft_registers - nf_tables registers
22 enum nft_registers {
54 * enum nft_verdicts - nf_tables internal verdicts
64 enum nft_verdicts {
73 * enum nf_tables_msg_types - nf_tables netlink message types
75 * @NFT_MSG_NEWTABLE: create a new table (enum nft_table_attributes)
76 * @NFT_MSG_GETTABLE: get a table (enum nft_table_attributes)
77 * @NFT_MSG_DELTABLE: delete a table (enum nft_table_attributes)
78 * @NFT_MSG_NEWCHAIN: create a new chain (enum nft_chain_attributes)
79 * @NFT_MSG_GETCHAIN: get a chain (enum nft_chain_attributes)
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852be/phl/hal_g6/phy/rf/
H A Dhalrf_ex.h33 enum rtw_hal_status halrf_chl_rfk_trigger(void *rf_void,
34 enum phl_phy_idx phy_idx,
36 enum rtw_hal_status halrf_dack_trigger(void *rf_void, bool force);
37 enum rtw_hal_status halrf_rx_dck_trigger(void *rf_void,
38 enum phl_phy_idx phy_idx, bool is_afe);
39 enum rtw_hal_status halrf_iqk_trigger(void *rf_void,
40 enum phl_phy_idx phy_idx,
43 enum rtw_hal_status halrf_dpk_trigger(void *rf_void,
44 enum phl_phy_idx phy_idx,
46 enum rtw_hal_status halrf_tssi_trigger(void *rf_void, enum phl_phy_idx phy_idx);
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8852bs/phl/hal_g6/phy/rf/
H A Dhalrf_ex.h33 enum rtw_hal_status halrf_chl_rfk_trigger(void *rf_void,
34 enum phl_phy_idx phy_idx,
36 enum rtw_hal_status halrf_dack_trigger(void *rf_void, bool force);
37 enum rtw_hal_status halrf_rx_dck_trigger(void *rf_void,
38 enum phl_phy_idx phy_idx, bool is_afe);
39 enum rtw_hal_status halrf_iqk_trigger(void *rf_void,
40 enum phl_phy_idx phy_idx,
43 enum rtw_hal_status halrf_dpk_trigger(void *rf_void,
44 enum phl_phy_idx phy_idx,
46 enum rtw_hal_status halrf_tssi_trigger(void *rf_void, enum phl_phy_idx phy_idx);
[all …]

12345678910>>...553