| /rk3399_ARM-atf/plat/mediatek/mt8186/drivers/dfd/ |
| H A D | plat_dfd.h | 14 #define sync_writel(addr, val) do { mmio_write_32((addr), (val)); \ argument
|
| /rk3399_ARM-atf/plat/rockchip/rk3288/drivers/soc/ |
| H A D | soc.c | 90 void regs_update_bits(uintptr_t addr, uint32_t val, in regs_update_bits()
|
| /rk3399_ARM-atf/drivers/arm/tzc/ |
| H A D | tzc380.c | 65 static uint32_t addr_low(uintptr_t addr) in addr_low()
|
| /rk3399_ARM-atf/drivers/imx/usdhc/ |
| H A D | imx_usdhc.c | 31 uint32_t addr; member
99 uint32_t addr, blks, blk_size; in imx_usdhc_write_buf_data() local
|
| /rk3399_ARM-atf/plat/rockchip/rk3368/drivers/soc/ |
| H A D | soc.h | 131 #define regs_updata_bit_set(addr, shift) \ argument
133 #define regs_updata_bit_clr(addr, shift) \ argument
|
| /rk3399_ARM-atf/plat/st/common/ |
| H A D | stm32cubeprogrammer_uart.c | 58 uint8_t *addr; member
78 static int uart_write(const uint8_t *addr, uint16_t size) in uart_write()
|
| /rk3399_ARM-atf/fdts/ |
| H A D | stmm_common.dtsi | 34 #define ADDR_INIT(addr) \ argument
|
| /rk3399_ARM-atf/plat/marvell/armada/common/ |
| H A D | mrvl_sip_svc.c | 60 _Bool is_cp_range_valid(u_register_t *addr) in is_cp_range_valid()
|
| /rk3399_ARM-atf/drivers/marvell/ |
| H A D | cache_llc.c | 160 uintptr_t addr, end_addr; in llc_sram_test() local
|
| H A D | mci.c | 243 #define MCI_PHY_CTRL_PHY_ADDR_MSB(addr) \ argument
268 static void mci_mmio_write_32(uintptr_t addr, uint32_t value) in mci_mmio_write_32()
276 static uint32_t mci_mmio_read_32(uintptr_t addr) in mci_mmio_read_32()
|
| /rk3399_ARM-atf/plat/xilinx/versal/ |
| H A D | bl31_versal_setup.c | 80 const uint64_t addr[HANDOFF_PARAMS_MAX_SIZE]; in bl31_early_platform_setup2() local
|
| /rk3399_ARM-atf/drivers/renesas/rzg/qos/ |
| H A D | qos_common.h | 90 uintptr_t addr; member
|
| /rk3399_ARM-atf/plat/intel/soc/agilex5/soc/ |
| H A D | agilex5_clock_manager.c | 161 uint32_t addr; in pll_source_sync_config() local
180 uint32_t addr; in pll_source_sync_read() local
|
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/ |
| H A D | mt_spm_cond.c | 85 uintptr_t addr; member
92 #define IDLE_CG(mask, addr, bitflip, clkmux) {mask, (uintptr_t)addr, bitflip, clkmux} argument
|
| H A D | mt_spm_pmic_wrap.c | 47 struct pmic_wrap_cmd addr[NR_PMIC_WRAP_CMD]; member
|
| /rk3399_ARM-atf/plat/brcm/board/stingray/src/ |
| H A D | sr_paxb_phy.c | 35 #define PMI_ADDR_BCAST(addr) ((0x1 << 27) | (0x1ff << 16) | (addr)) argument
36 #define PMI_ADDR_LANE0(addr) ((0x1 << 27) | (addr)) argument
37 #define PMI_ADDR_LANE1(addr) ((0x1 << 27) | (0x1 << 16) | (addr)) argument
|
| /rk3399_ARM-atf/plat/mediatek/mt8192/drivers/dfd/ |
| H A D | plat_dfd.h | 14 #define sync_writel(addr, val) do { mmio_write_32((addr), (val)); \ argument
|
| /rk3399_ARM-atf/include/plat/arm/common/ |
| H A D | fconf_ethosn_getter.h | 42 uint64_t addr; member
|
| /rk3399_ARM-atf/drivers/st/rif/ |
| H A D | stm32mp2_risaf.c | 49 static int check_region_boundaries(int instance, uintptr_t addr, size_t len) in check_region_boundaries()
82 uintptr_t addr; in check_region_overlap() local
|
| /rk3399_ARM-atf/plat/hisilicon/hikey/ |
| H A D | hisi_dvfs.c | 84 static inline void write_reg_mask(uintptr_t addr, in write_reg_mask()
94 static inline uint32_t read_reg_mask(uintptr_t addr, in read_reg_mask()
|
| /rk3399_ARM-atf/drivers/st/clk/ |
| H A D | clk-stm32-core.c | 194 uintptr_t addr = priv->base + gate->offset; in _clk_stm32_gate_disable() local
206 uintptr_t addr = priv->base + gate->offset; in _clk_stm32_gate_enable() local
836 uintptr_t addr = priv->base + gate->offset; in clk_stm32_gate_enable() local
853 uintptr_t addr = priv->base + gate->offset; in clk_stm32_gate_disable() local
865 uint32_t addr; in _clk_stm32_gate_is_enabled() local
|
| /rk3399_ARM-atf/plat/nxp/common/setup/include/ |
| H A D | plat_common.h | 110 uint64_t addr; member
|
| /rk3399_ARM-atf/plat/mediatek/mt8195/drivers/dfd/ |
| H A D | plat_dfd.h | 14 #define sync_writel(addr, val) do { mmio_write_32((addr), (val)); \ argument
|
| /rk3399_ARM-atf/plat/mediatek/drivers/dfd/mt8188/ |
| H A D | plat_dfd.h | 13 #define sync_writel(addr, val) do { mmio_write_32((addr), (val)); dsbsy(); } while (0) argument
|
| /rk3399_ARM-atf/plat/mediatek/drivers/pmic_wrap/ |
| H A D | pmic_wrap_init_v3.c | 82 uint32_t pmifid, uint32_t slvid, uint32_t addr, in pwrap_swinf_acc()
|