Home
last modified time | relevance | path

Searched defs:_val (Results 1 – 9 of 9) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/constraints/
H A Dmt_spm_trace.h69 #define MT_SPM_TRACE_COMMON_U32_WR(_type, _val) \ argument
83 #define MT_SPM_TRACE_COMMON_U32_RD(_type, _val) \ argument
90 #define MT_SPM_TRACE_COMMON_RD(_type, _val) \ argument
97 #define MT_SPM_TRACE_SUSPEND_U32_WR(_type, _val) \ argument
104 #define MT_SPM_TRACE_SUSPEND_WR(_type, _val, _sz) \ argument
111 #define MT_SPM_TRACE_SUSPEND_U32_RD(_type, _val) \ argument
118 #define MT_SPM_TRACE_SUSPEND_RD(_type, _val) \ argument
125 #define MT_SPM_TRACE_LP_U32_WR(_type, _val) \ argument
132 #define MT_SPM_TRACE_LP_WR(_type, _val, _sz) \ argument
138 #define MT_SPM_TRACE_LP_U32_RD(_type, _val) \ argument
[all …]
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/constraints/
H A Dmt_spm_trace.h69 #define MT_SPM_TRACE_COMMON_U32_WR(_type, _val) ({ \ argument
77 #define MT_SPM_TRACE_COMMON_U32_RD(_type, _val) ({ \ argument
81 #define MT_SPM_TRACE_COMMON_RD(_type, _val) ({ \ argument
86 #define MT_SPM_TRACE_SUSPEND_U32_WR(_type, _val) ({ \ argument
90 #define MT_SPM_TRACE_SUSPEND_WR(_type, _val, _sz) ({ \ argument
94 #define MT_SPM_TRACE_SUSPEND_U32_RD(_type, _val) ({\ argument
98 #define MT_SPM_TRACE_SUSPEND_RD(_type, _val) ({ \ argument
103 #define MT_SPM_TRACE_LP_U32_WR(_type, _val) ({ \ argument
107 #define MT_SPM_TRACE_LP_WR(_type, _val, _sz) ({ \ argument
111 #define MT_SPM_TRACE_LP_U32_RD(_type, _val) ({ \ argument
[all …]
/rk3399_ARM-atf/include/arch/aarch32/
H A Dasm_macros.S144 mov_imm_reg _val global() argument
190 orr64_imm_reg_l _reg_h _val global() argument
208 bic64_imm_reg_l _reg_h _val global() argument
[all...]
/rk3399_ARM-atf/plat/arm/board/juno/aarch64/
H A Djuno_helpers.S228 .macro emit_movw _reg_d, _val
238 .macro emit_movt _reg_d, _val
/rk3399_ARM-atf/include/arch/aarch64/
H A Dasm_macros.S186 .macro mov_imm _reg, _val
/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/cpcv5_4/
H A Dmt_cpu_pm.h63 #define PER_CLUSTER_PWR_CTRL(_val, _cl) ({ \ argument
81 #define PER_CPU_PWR_CTRL(_val, _cpu) ({ \ argument
/rk3399_ARM-atf/plat/intel/soc/common/drivers/ccu/
H A Dncore_ccu.c35 #define FIELD_PREP(_mask, _val) \ argument
/rk3399_ARM-atf/plat/intel/soc/agilex5/include/
H A Dagilex5_iossm_mailbox.h23 #define FIELD_PREP(_mask, _val) \ argument
/rk3399_ARM-atf/include/drivers/cadence/
H A Dcdns_nand.h20 #define FIELD_PREP(_mask, _val) \ argument