rockchip: rk3308: Put ramdisk after fdt addr

Avoid memory overlap.

Signed-off-by: Lin Jianhua <linjh@rock-chips.com>
Change-Id: I8f4d00469d18cc9628fab0d9faf084c869627a23
Signed-off-by: Joseph Chen

rockchip: rk3308: Put ramdisk after fdt addr

Avoid memory overlap.

Signed-off-by: Lin Jianhua <linjh@rock-chips.com>
Change-Id: I8f4d00469d18cc9628fab0d9faf084c869627a23
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

show more ...

rockchip: rk3308bs: add some definitions of secure otp

Signed-off-by: Nico Cheng <nico.cheng@rock-chips.com>
Change-Id: I645ac6cef2f2cd081d5c1fc67e258533d08e7419

rockchip: board: refactor kernel address update logic

Move kernel to "kernel_addr_no_low_bl32_r" address if possbile.

Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Change-Id: I9907ef6fba52afd9

rockchip: board: refactor kernel address update logic

Move kernel to "kernel_addr_no_low_bl32_r" address if possbile.

Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Change-Id: I9907ef6fba52afd9d68552ae54da487cf76175af

show more ...

rockchip: rk3308: enlarge CONFIG_SPL_MAX_SIZE to 0x40000

We are using DRAM offset 0~0x40000 as SPL text size, Note that BSS,
STACK and MALLOC may using separate space.

Signed-off-by: Jason Zhu <jas

rockchip: rk3308: enlarge CONFIG_SPL_MAX_SIZE to 0x40000

We are using DRAM offset 0~0x40000 as SPL text size, Note that BSS,
STACK and MALLOC may using separate space.

Signed-off-by: Jason Zhu <jason.zhu@rock-chips.com>
Change-Id: I19b5f868e8a596a627011ad127a9d34837a6c1b6

show more ...

rockchip: rk3308: add CONFIG_SYS_SPI_U_BOOT_OFFS

Change-Id: I300eb48b224adacab50121f8b3ad8ba469fc22ee
Signed-off-by: Jason Zhu <jason.zhu@rock-chips.com>

rockchip: rk3308: more space for ramdisk image on aarch32

It seems ramdisk image needs more space.

Change-Id: Idcdd9ca5b568132381ee1951be603045e1d09d13
Signed-off-by: Joseph Chen <chenjh@rock-chips

rockchip: rk3308: more space for ramdisk image on aarch32

It seems ramdisk image needs more space.

Change-Id: Idcdd9ca5b568132381ee1951be603045e1d09d13
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

show more ...

rk3308: include: configs: add config nand onfi detection

Change-Id: I497fc73ca6f121a5de8b87871851b65586428e0e
Signed-off-by: Yifeng Zhao <zyf@rock-chips.com>

rockchip: include: configs: rk3308 reconfig default nand flash size

Change-Id: I3d912a217fce065442c036b9405364b8f9169f5e
Signed-off-by: Yifeng Zhao <zyf@rock-chips.com>

rockchip: configs: rk3308: add nand flash sys config

Change-Id: I6d2363b4e79a216fde4ace26f1eccb29767a5ac0
Signed-off-by: Yifeng Zhao <zyf@rock-chips.com>

rockchip: rk3308: enable spl build

As rk3308 is a aarch64 based soc, we only let
it run spl on aarch64 excution state. But for
u-boot stage, it may run on aarch32 or aarch64
state.

Change-Id: I5923

rockchip: rk3308: enable spl build

As rk3308 is a aarch64 based soc, we only let
it run spl on aarch64 excution state. But for
u-boot stage, it may run on aarch32 or aarch64
state.

Change-Id: I592375aef19a35f10555f7c5b991445cf02c4543
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>

show more ...

rockchip: rk3308: move fdt_addr_r ahead of ramdisk_addr_r for aarch32

currently, there is only 2MB size gap between ramdisk and fdt,
which may cause a ram overlap.

Change-Id: Id863f15d7ddf7ec2a3d92

rockchip: rk3308: move fdt_addr_r ahead of ramdisk_addr_r for aarch32

currently, there is only 2MB size gap between ramdisk and fdt,
which may cause a ram overlap.

Change-Id: Id863f15d7ddf7ec2a3d92029ad474ece05d30916
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

show more ...

rockchip: rk3308-aarch32: enable wide temperature dvfs

Change-Id: I743498049ad054e163dc700bbf4899eb1eec673b
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

rk3308: add "kernel_addr_no_bl32_r=0x00280000"

it's used to override "kernel_addr_r" when bl32 is disabled.

load kernel as close as possible to the start of system RAM in
order to make full use of

rk3308: add "kernel_addr_no_bl32_r=0x00280000"

it's used to override "kernel_addr_r" when bl32 is disabled.

load kernel as close as possible to the start of system RAM in
order to make full use of memory for kernel.

Change-Id: I3908d34866186bf962d207f0f6d4aac47acdeb7a
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

show more ...

rockchip: rk3308: enable IRQs

Change-Id: I1d708bd89bbe9e2ad7a5213cc7bed22a0c2655a5
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

rockchip: rk3308: boot kernel Image at 0x00680000 for aarch64

According to commit c791e8a8("rockchip: rk3308: set text base to
0x00600000").

Boot aarch64 kernel Image from 0x680000(6M + 512KB) will

rockchip: rk3308: boot kernel Image at 0x00680000 for aarch64

According to commit c791e8a8("rockchip: rk3308: set text base to
0x00600000").

Boot aarch64 kernel Image from 0x680000(6M + 512KB) will make
better usage of the ram space.

Load compressed zImage to 0x02480000(36M + 512 KB), then decompress
it to 0x680000.

Change-Id: I08760029ab4daf442ec97b9074db40c54b1413e7
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>

show more ...

rockchip: rk3308: set compressed kernel image to 0x01880000(24M + 0x80000) for aarch64

We put decompressed kernel image at 0x02080000(32M + 0x80000)
for arm64, so there is very limit space left afte

rockchip: rk3308: set compressed kernel image to 0x01880000(24M + 0x80000) for aarch64

We put decompressed kernel image at 0x02080000(32M + 0x80000)
for arm64, so there is very limit space left after 32M offset
for some boards which run with 64M DRAM.
Put compressed kernel image to 24M + 0x8000, then u-boot can
decompresse it to 32M + 0x80000, this make boards with 64M
SDRAM can boot compressed kernel image.

Change-Id: Ifbed027fca1e6dfa420ad52bc903aa770244af2f
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>

show more ...

rockchip: Add distro boot script for rknand devices

Change-Id: I4776c9d4124bb858f6aae89ce32de36fb2db9074
Signed-off-by: Cody Xie <cody.xie@rock-chips.com>

rockchip: rk3308: set init sp address backward

U-Boot max size is default 1MB, so that if init sp starts
from the tail of 1M, it overrides the U-Boot images which
causes a relocation failure.

Chang

rockchip: rk3308: set init sp address backward

U-Boot max size is default 1MB, so that if init sp starts
from the tail of 1M, it overrides the U-Boot images which
causes a relocation failure.

Change-Id: Ie3bdadd58da954bff3de182725d28cfb6877e672
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

show more ...

rockchip: rk3308: enable lzo/lz4/gzip compressed kernel image

Change-Id: Ic44218ddf2ee8a993b4530cad04d712d6aecfccc
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>

rockchip: rk3308: set text base to 0x00600000

Memory layout now:
-----------------
|Offset| Blob |
-----------------
|0M | ATF |
-----------------
|2M | OP-TEE |
-----------------
|6M

rockchip: rk3308: set text base to 0x00600000

Memory layout now:
-----------------
|Offset| Blob |
-----------------
|0M | ATF |
-----------------
|2M | OP-TEE |
-----------------
|6M | U-BOOT |
-----------------

Also remove unused SPL definition.

Change-Id: I3daadd45267c90752de51aa6ec8ccdf1d5e1c2b3
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>

show more ...

rockchip: rk3308: add AAarch32 execution state support

Support boot ARMv8 based RK3308 on AARCH32 state

Change-Id: I62f857b61668fb6ff50136ffff2b09349492c218
Signed-off-by: Andy Yan <andy.yan@rock-c

rockchip: rk3308: add AAarch32 execution state support

Support boot ARMv8 based RK3308 on AARCH32 state

Change-Id: I62f857b61668fb6ff50136ffff2b09349492c218
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>

show more ...

rockchip: config: add RKIMG_DET_BOOTDEV in soc headers

Change-Id: Ibf535e9b40b019888bdf8af1a660f8453d19db7d
Signed-off-by: Kever Yang <kever.yang@rock-chips.com>

drm/rockchip: vop: add support rk3308 vop

Change-Id: I067ac3f95163dd678317a11ffad7a7d85225c9ee
Signed-off-by: Sandy Huang <hjc@rock-chips.com>

rockchip: update and move CONFIG_NR_DRAM_BANKS to common header

Most of SoCs have 2 banks after we enable OP-TEE,
for those still only have 1 bank soc, it's OK to use 2 bank
for the other one have s

rockchip: update and move CONFIG_NR_DRAM_BANKS to common header

Most of SoCs have 2 banks after we enable OP-TEE,
for those still only have 1 bank soc, it's OK to use 2 bank
for the other one have size 0 if not used.

Change-Id: Ifa0ee3e12960794c71398636e525ef853eae7870
Signed-off-by: Kever Yang <kever.yang@rock-chips.com>

show more ...

arm: rockchip: add RK3308 SOC support

RK3308 is a Soc from Rockchip, which embedded with quad
ARM Cortex-A35 and highly integrated audio interfaces.

Change-Id: I93958481f2e9f0f8d8c40bbfaaa3899cd82e

arm: rockchip: add RK3308 SOC support

RK3308 is a Soc from Rockchip, which embedded with quad
ARM Cortex-A35 and highly integrated audio interfaces.

Change-Id: I93958481f2e9f0f8d8c40bbfaaa3899cd82ec43d
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>

show more ...