| 0cb3d82c | 22-Feb-2017 |
Peng Fan <peng.fan@nxp.com> |
imx: mx7ulp: add iomux driver to support IOMUXC0 and IOMUXC1
Add a new driver under ULP directory to support its IOMUXC controllers. The ULP has two IOMUXC, the IOMUXC0 is used for M4 domain, while
imx: mx7ulp: add iomux driver to support IOMUXC0 and IOMUXC1
Add a new driver under ULP directory to support its IOMUXC controllers. The ULP has two IOMUXC, the IOMUXC0 is used for M4 domain, while IOMUXC1 is for A7. We set IOMUXC1 as the default IOMUX in this driver. Any pins in IOMUXC0 needs to configure with IOMUX_CONFIG_MPORTS in its mux_mode field.
Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> Reviewed-by : Stefano Babic <sbabic@denx.de>
show more ...
|
| 622bad10 | 17-Feb-2017 |
Phil Edworthy <PHIL.EDWORTHY@renesas.com> |
armv7m: Add SysTick timer driver
The SysTick is a 24-bit down counter that is found on all ARM Cortex M3, M4, M7 devices and is always located at a fixed address.
The number of reference clock tick
armv7m: Add SysTick timer driver
The SysTick is a 24-bit down counter that is found on all ARM Cortex M3, M4, M7 devices and is always located at a fixed address.
The number of reference clock ticks that correspond to 10ms is normally defined in the SysTick Calibration register's TENMS field. However, on some devices this is wrong, so this driver allows the clock rate to be defined using CONFIG_SYS_HZ_CLOCK.
Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com> Reviewed-by: Vikas MANOCHA <vikas.manocha@st.com>
show more ...
|
| dffb4931 | 07-Feb-2017 |
Tang Yuantian <Yuantian.Tang@nxp.com> |
armv8: fsl-lsch2: add workaround for erratum A-010635
Read DMA operations causes CRC error on armv8 chassis 2 platforms due to the erratum A-010635. In order to support sata on these platforms, ECC
armv8: fsl-lsch2: add workaround for erratum A-010635
Read DMA operations causes CRC error on armv8 chassis 2 platforms due to the erratum A-010635. In order to support sata on these platforms, ECC needs to be disabled.
Signed-off-by: Tang Yuantian <yuantian.tang@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
show more ...
|
| 7f9b9f31 | 06-Mar-2017 |
York Sun <york.sun@nxp.com> |
armv8: mmu: Add a function to change mapping attributes
Function mmu_change_region_attr() is added to change existing mapping with updated PXN, UXN and memory type. This is a break-before-make proce
armv8: mmu: Add a function to change mapping attributes
Function mmu_change_region_attr() is added to change existing mapping with updated PXN, UXN and memory type. This is a break-before-make process during which the mapping becomes fault (invalid) before final attributres are set.
Signed-off-by: York Sun <york.sun@nxp.com>
show more ...
|
| f539c8a4 | 06-Mar-2017 |
York Sun <york.sun@nxp.com> |
armv8: ls2080a: Drop early MMU for SPL build
Early MMU improves performance especially on emulators. However, the early MMU is left enabled after the first stage of SPL boot. Instead of flushing D-c
armv8: ls2080a: Drop early MMU for SPL build
Early MMU improves performance especially on emulators. However, the early MMU is left enabled after the first stage of SPL boot. Instead of flushing D-cache and dealing with re-enabling MMU for the second stage U-Boot, disabling it for SPL build simplifies the process. The performance penalty is unnoticeable on the real hardware. As of now, SPL boot is not supported by existing emulators. So this should have no impact on emulators.
Signed-off-by: York Sun <york.sun@nxp.com>
show more ...
|
| a045a0c3 | 06-Mar-2017 |
York Sun <york.sun@nxp.com> |
armv8: layerscape: Fix the sequence of changing MMU table
This patch follows the break-before-make process when making changes to MMU table. MMU is disabled before changing TTBR to avoid any potenti
armv8: layerscape: Fix the sequence of changing MMU table
This patch follows the break-before-make process when making changes to MMU table. MMU is disabled before changing TTBR to avoid any potential race condition.
Signed-off-by: York Sun <york.sun@nxp.com>
show more ...
|