| caf4eca1 | 20-Feb-2018 |
Soby Mathew <soby.mathew@arm.com> |
ARM Platforms: Add CASSERT for BL2_BASE
Change-Id: I93e491fde2a991fc39584c2762f33cbea40541e3 Signed-off-by: Soby Mathew <soby.mathew@arm.com> |
| 81bf6aae | 20-Feb-2018 |
Soby Mathew <soby.mathew@arm.com> |
ARM Platforms: Don't build BL1 and BL2 if RESET_TO_SP_MIN=1
Change-Id: Iadb21bb56f2e61d7e6aec9b3b3efd30059521def Signed-off-by: Soby Mathew <soby.mathew@arm.com> |
| 06ff251e | 22-Feb-2018 |
Arve Hjønnevåg <arve@android.com> |
tegra/trusty: Setup tegra specific trusty args in platform code
Fixes tegra build with SPD=trusty. Not tested.
Change-Id: I851a2b00b8b1cc65112b6088980a811d8eda1a99 |
| c6f651f9 | 22-Feb-2018 |
Stephen Warren <swarren@nvidia.com> |
Make all build results depend on all makefiles
This makes incremental builds work when the only change is to a definition in a makefile.
Fixes arm-software/tf-issues#551
Signed-off-by: Stephen War
Make all build results depend on all makefiles
This makes incremental builds work when the only change is to a definition in a makefile.
Fixes arm-software/tf-issues#551
Signed-off-by: Stephen Warren <swarren@nvidia.com>
show more ...
|
| 4535554e | 21-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1275 from soby-mathew/sm/tzc400_fix
Resolve TZC400 build issue when DEBUG=1 and ENABLE_ASSERTIONS=0 |
| 806d9ad1 | 20-Feb-2018 |
Soby Mathew <soby.mathew@arm.com> |
Resolve TZC400 build issue when DEBUG=1 and ENABLE_ASSERTIONS=0
Previously the definition of `_tzc_read_peripheral_id()` was wrapped in ENABLE_ASSERTIONS build flag. This causes build issue for TZC4
Resolve TZC400 build issue when DEBUG=1 and ENABLE_ASSERTIONS=0
Previously the definition of `_tzc_read_peripheral_id()` was wrapped in ENABLE_ASSERTIONS build flag. This causes build issue for TZC400 driver when DEBUG=1 and ENABLE_ASSERTIONS=0. This patch fixes the same by moving the definitions outside the ENABLE_ASSERTIONS build flag.
Change-Id: Ic1cad69f02ce65ac34aefd39eaa96d5781043152 Signed-off-by: Soby Mathew <soby.mathew@arm.com>
show more ...
|
| 6bf0e079 | 19-Feb-2018 |
Antonio Nino Diaz <antonio.ninodiaz@arm.com> |
Ensure the correct execution of TLBI instructions
After executing a TLBI a DSB is needed to ensure completion of the TLBI.
rk3328: The MMU is allowed to load TLB entries for as long as it is enable
Ensure the correct execution of TLBI instructions
After executing a TLBI a DSB is needed to ensure completion of the TLBI.
rk3328: The MMU is allowed to load TLB entries for as long as it is enabled. Because of this, the correct place to execute a TLBI is right after disabling the MMU.
Change-Id: I8280f248d10b49a8c354a4ccbdc8f8345ac4c170 Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
show more ...
|
| 5ff5a6d9 | 20-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1270 from antonio-nino-diaz-arm/an/smc-unknown
Redefine SMC_UNK as -1 instead of 0xFFFFFFFF |
| 601abdba | 19-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1271 from afaerber/tegra-fixes
tegra: Fix mmap_region_t struct mismatch |
| 15047150 | 17-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1259 from hzhuang1/fix_uart
hikey960: avoid hardcode on uart port |
| 28db3e96 | 17-Feb-2018 |
Andreas Färber <afaerber@suse.de> |
tegra: Fix mmap_region_t struct mismatch
Commit fdb1964c34968921379d3592e7ac6e9a685dbab1 ("xlat: Introduce MAP_REGION2() macro") added a granularity field to mmap_region_t.
Tegra platforms were usi
tegra: Fix mmap_region_t struct mismatch
Commit fdb1964c34968921379d3592e7ac6e9a685dbab1 ("xlat: Introduce MAP_REGION2() macro") added a granularity field to mmap_region_t.
Tegra platforms were using the v2 xlat_tables implementation in common/tegra_common.mk, but v1 xlat_tables.h headers in soc/*/plat_setup.c where arrays are being defined. This caused the next physical address to be read as granularity, causing EINVAL error and triggering an assert.
Consistently use xlat_tables_v2.h header to avoid this.
Fixes ARM-software/tf-issues#548.
Signed-off-by: Andreas Färber <afaerber@suse.de>
show more ...
|
| 135d713c | 17-Feb-2018 |
Haojian Zhuang <haojian.zhuang@linaro.org> |
hikey960: avoid hardcode on uart port
Avoid hardcode on uart port. The uart port could be auto detected on HiKey960 platform.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org> |
| 3d4f6035 | 17-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1268 from jeenu-arm/ehf-pri-fix
EHF: Fix priority check |
| 885b7c85 | 16-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1267 from jeenu-arm/console-fix
ARM platforms: Fix console address for flush |
| aedbc7b9 | 16-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1266 from antonio-nino-diaz-arm/an/misra-urls
Remove URLs from comments |
| f89a89f9 | 16-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1258 from vchong/optee_dbg
optee: print header info before validate |
| 4abd7fa7 | 14-Feb-2018 |
Antonio Nino Diaz <antonio.ninodiaz@arm.com> |
Redefine SMC_UNK as -1 instead of 0xFFFFFFFF
According to the SMC Calling Convention (ARM DEN0028B):
The Unknown SMC Function Identifier is a sign-extended value of (-1) that is returned in
Redefine SMC_UNK as -1 instead of 0xFFFFFFFF
According to the SMC Calling Convention (ARM DEN0028B):
The Unknown SMC Function Identifier is a sign-extended value of (-1) that is returned in R0, W0 or X0 register.
The value wasn't sign-extended because it was defined as a 32-bit unsigned value (0xFFFFFFFF).
SMC_PREEMPT has been redefined as -2 for the same reason.
NOTE: This might be a compatibility break for some AArch64 platforms that don't follow the previous version of the SMCCC (ARM DEN0028A) correctly. That document specifies that only the bottom 32 bits of the returned value must be checked. If a platform relies on the top 32 bits of the result being 0 (so that SMC_UNK is 0x00000000FFFFFFFF), it will have to fix its code to comply with the SMCCC.
Change-Id: I7f7b109f6b30c114fe570aa0ead3c335383cb54d Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
show more ...
|
| fb1198b1 | 14-Feb-2018 |
Antonio Nino Diaz <antonio.ninodiaz@arm.com> |
Remove URLs from comments
This fixes all defects according to MISRA Rule 3.1: "The character sequences /* and // shall not be used within a comment". This affects all URLs in comments, so they have
Remove URLs from comments
This fixes all defects according to MISRA Rule 3.1: "The character sequences /* and // shall not be used within a comment". This affects all URLs in comments, so they have been removed:
- The link in `sdei_state.c` can also be found in the documentation file `docs/sdei.rst`.
- The bug that the file `io_fip.c` talks about doesn't affect the currently supported version of GCC, so it doesn't make sense to keep the comment. Note that the version of GCC officially supported is the one that comes with Linaro Release 17.10, which is GCC 6.2.
- The link in `tzc400.c` was broken, and it didn't correctly direct to the Technical Reference Manual it should. The link has been replaced by the title of the document, which is more convenient when looking for the document.
Change-Id: I89f60c25f635fd4c008a5d3a14028f814c147bbe Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
show more ...
|
| db1631ef | 05-Feb-2018 |
Jeenu Viswambharan <jeenu.viswambharan@arm.com> |
EHF: Fix priority check
When deactivating, it's not an error if the priority being deactivating is equal to the active priority. Fix this.
Change-Id: I66f0e9e775ac9aba8a7cc48cd3ecd3b358be63c0 Signe
EHF: Fix priority check
When deactivating, it's not an error if the priority being deactivating is equal to the active priority. Fix this.
Change-Id: I66f0e9e775ac9aba8a7cc48cd3ecd3b358be63c0 Signed-off-by: Jeenu Viswambharan <jeenu.viswambharan@arm.com>
show more ...
|
| f2c83c1a | 25-Jan-2018 |
Jeenu Viswambharan <jeenu.viswambharan@arm.com> |
ARM platforms: Fix console address for flush
The console core flush API expects the base address in the first register, but ARM helpers currently sets the second register with the base address. This
ARM platforms: Fix console address for flush
The console core flush API expects the base address in the first register, but ARM helpers currently sets the second register with the base address. This causes an assert failure.
This patch fixes that.
Change-Id: Ic54c423cd60f2756902ab3cfc77b3de2ac45481e Signed-off-by: Jeenu Viswambharan <jeenu.viswambharan@arm.com>
show more ...
|
| 15e59585 | 12-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1256 from jeenu-arm/tsp-ehf
TSP changes for EHF |
| 53a98be3 | 08-Feb-2018 |
Santeri Salko <santeri.salko@gmail.com> |
qemu: Fix interrupt type check
Function plat_ic_get_pending_interrupt_type() should return interrupt type, not id. The function is used in aarch64 exception handling and currently the irq/fiq forwar
qemu: Fix interrupt type check
Function plat_ic_get_pending_interrupt_type() should return interrupt type, not id. The function is used in aarch64 exception handling and currently the irq/fiq forwarding fails if a secure interrupt happens while running normal world.
The qemu-specific gic file does not contain any extra functionality so it can be removed and common file can be used instead.
fixes arm-software/tf-issues#546
Signed-off-by: Santeri Salko <santeri.salko@gmail.com>
show more ...
|
| e47a8323 | 09-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1257 from vchong/poplar_maintainer
maintainers.rst: Add maintainer for plat Poplar |
| 976f7f40 | 09-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1251 from vchong/ld_img_v2
poplar: misc updates |
| 014334cc | 08-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1260 from sandrine-bailleux-arm/topics/sb/fix-zlib-build
zlib: Fix build error when LOG_LEVEL=50 |