| 28e9a55f | 23-Jul-2020 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
lib: fconf: Implement a parser to populate CoT
Implemented a parser which populates the properties of the CoT descriptors as per the binding document [1]. 'COT_DESC_IN_DTB' build option is disabled
lib: fconf: Implement a parser to populate CoT
Implemented a parser which populates the properties of the CoT descriptors as per the binding document [1]. 'COT_DESC_IN_DTB' build option is disabled by default and can be enabled in future for all Arm platforms by making necessary changes in the memory map. Currently, this parser is tested only for FVP platform.
[1]: https://trustedfirmware-a.readthedocs.io/en/latest/components/cot-binding.html
Change-Id: I2f911206087a1a2942aa728de151d2ac269d27cc Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| 1aabb74f | 14-Sep-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "rockchip: don't crash if we get an FDT we can't parse" into integration |
| 327131c4 | 10-Sep-2020 |
Leonardo Sandoval <leonardo.sandoval@linaro.org> |
build_macros.mk: include assert and define loop macros
Loop macros make it easier for developers to include new variables to assert or define and also help code code readability on makefiles.
Chang
build_macros.mk: include assert and define loop macros
Loop macros make it easier for developers to include new variables to assert or define and also help code code readability on makefiles.
Change-Id: I0d21d6e67b3eca8976c4d856ac8ccc02c8bb5ffa Signed-off-by: Leonardo Sandoval <leonardo.sandoval@linaro.org>
show more ...
|
| 9cdff510 | 11-Sep-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "tc0: increase SCP_BL2 size to 128 kB" into integration |
| ab9646f5 | 11-Sep-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "SPM: Get rid of uint32_t array representation of UUID" into integration |
| 5b0d839f | 10-Sep-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "plat/arm: rdn1edge: Correct mismatched parenthesis in makefile" into integration |
| 071d4953 | 10-Sep-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "Addition of standard APIs in qtiseclib interface" into integration |
| dd14887e | 07-Sep-2020 |
Usama Arif <usama.arif@arm.com> |
tc0: increase SCP_BL2 size to 128 kB
The size of debug binaries of SCP has increased beyond the current limit of 80kB set in platform. Hence, increase it to 128kB.
Change-Id: I5dbcf87f8fb35672b39ab
tc0: increase SCP_BL2 size to 128 kB
The size of debug binaries of SCP has increased beyond the current limit of 80kB set in platform. Hence, increase it to 128kB.
Change-Id: I5dbcf87f8fb35672b39abdb942c0691fb339444a Signed-off-by: Usama Arif <usama.arif@arm.com>
show more ...
|
| deb875b5 | 26-Aug-2020 |
Sandeep Tripathy <sandeep.tripathy@broadcom.com> |
plat: tegra: Use generic ehf defines
Use common ehf file for generic frameworks like SDEI, RAS and extend plat specific defines using 'PLAT_EHF_DESC'.
Signed-off-by: Sandeep Tripathy <sandeep.tripa
plat: tegra: Use generic ehf defines
Use common ehf file for generic frameworks like SDEI, RAS and extend plat specific defines using 'PLAT_EHF_DESC'.
Signed-off-by: Sandeep Tripathy <sandeep.tripathy@broadcom.com> Change-Id: I8a8161c6030f8d226a8bdf0301e7fe6139f019a4
show more ...
|
| 3280033b | 10-Sep-2020 |
Anders Dellien <anders.dellien@arm.com> |
plat/arm: rdn1edge: Correct mismatched parenthesis in makefile
This fixes build errors for rdn1edge
Change-Id: I63f7ebff68679e1e859f8786d4def4960c0f2ddf Signed-off-by: Anders Dellien <anders.dellie
plat/arm: rdn1edge: Correct mismatched parenthesis in makefile
This fixes build errors for rdn1edge
Change-Id: I63f7ebff68679e1e859f8786d4def4960c0f2ddf Signed-off-by: Anders Dellien <anders.dellien@arm.com>
show more ...
|
| 0d4120d8 | 10-Aug-2020 |
Ruari Phipps <ruari.phipps@arm.com> |
SPM: Get rid of uint32_t array representation of UUID
UUID's in the device tree files were stored in little endian. So to keep all entries in these files RFC 4122 compliant, store them in big endian
SPM: Get rid of uint32_t array representation of UUID
UUID's in the device tree files were stored in little endian. So to keep all entries in these files RFC 4122 compliant, store them in big endian then convert it to little endian when they are read so they can be used in the UUID data structure.
Signed-off-by: Ruari Phipps <ruari.phipps@arm.com> Change-Id: I5674159b82b245104381df10a4e3291160d9b3b5
show more ...
|
| 7fbb3dba | 09-Sep-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "mediatek: Add jedec info" into integration |
| f831ed73 | 09-Sep-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "plat/arm: Add dependencies to configuration files" into integration |
| 9ac093b6 | 07-Sep-2020 |
Saurabh Gorecha <sgorecha@codeaurora.org> |
Addition of standard APIs in qtiseclib interface
Follwing APIs wrappers are exposed to qtiseclib * strcmp * memset * memmove
Change-Id: I79d50f358239cfda607d5f1a53314aa3b8f430cb Signed-off-by: Saur
Addition of standard APIs in qtiseclib interface
Follwing APIs wrappers are exposed to qtiseclib * strcmp * memset * memmove
Change-Id: I79d50f358239cfda607d5f1a53314aa3b8f430cb Signed-off-by: Saurabh Gorecha <sgorecha@codeaurora.org>
show more ...
|
| dad2934c | 03-Sep-2020 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
plat: Fix build issue for qemu and rpi3 platforms
Coverity build periodically throws below errors(non-consistently) for 'QEMU' and 'RPI3' platforms.
/bin/sh: 1: cannot create build/qemu/debug/rot_k
plat: Fix build issue for qemu and rpi3 platforms
Coverity build periodically throws below errors(non-consistently) for 'QEMU' and 'RPI3' platforms.
/bin/sh: 1: cannot create build/qemu/debug/rot_key.pem: Directory nonexistent plat/qemu/qemu/platform.mk:86: recipe for target 'build/qemu/debug/ rot_key.pem' failed make: *** [build/qemu/debug/rot_key.pem] Error 2
/bin/sh: 1: cannot create /work/workspace/workspace/tf-coverity/build /rpi3/debug/rot_key.pem: Directory nonexistent plat/rpi/rpi3/platform.mk:214: recipe for target '/work/workspace/ workspace/tf-coverity/build/rpi3/debug/rot_key.pem' failed make: *** [/work/workspace/workspace/tf-coverity/build/rpi3/debug/ rot_key.pem] Error 2
Issue seems to be occurred when 'ROT key' is generated before creating the platform build folder(for e.g.build/qemu/debug).
Changes are made to fix this issue by adding orderly dependancy of the platform folder for the 'ROT key' creation which ensures that platform folder is created before generating 'ROT key'.
Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com> Change-Id: I20c82172dde84e4c7f2373c0bd095d353f845d38
show more ...
|
| e3f2b1a9 | 01-Sep-2020 |
Alexei Fedorov <Alexei.Fedorov@arm.com> |
plat/arm: Introduce and use libc_asm.mk makefile
Trace analysis of FVP_Base_AEMv8A 0.0/6063 model running in Aarch32 mode with the build options listed below: TRUSTED_BOARD_BOOT=1 GENERATE_COT=1 ARM
plat/arm: Introduce and use libc_asm.mk makefile
Trace analysis of FVP_Base_AEMv8A 0.0/6063 model running in Aarch32 mode with the build options listed below: TRUSTED_BOARD_BOOT=1 GENERATE_COT=1 ARM_ROTPK_LOCATION=devel_ecdsa KEY_ALG=ecdsa ROT_KEY=plat/arm/board/common/rotpk/arm_rotprivk_ecdsa.pem shows that when auth_signature() gets called 71.99% of CPU execution time is spent in memset() function written in C using single byte write operations, see lib\libc\memset.c. This patch introduces new libc_asm.mk makefile which replaces C memset() implementation with assembler version giving the following results: - for Aarch32 in auth_signature() call memset() CPU time reduced to 20.56%. The number of CPU instructions (Inst) executed during TF-A boot stage before start of BL33 in RELEASE builds for different versions is presented in the tables below, where: - C TF-A: existing TF-A C code; - C musl: "lightweight code" C "implementation of the standard library for Linux-based systems" https://git.musl-libc.org/cgit/musl/tree/src/string/memset.c - Asm Opt: assemler version from "Arm Optimized Routines" project https://github.com/ARM-software/optimized-routines/blob/ master/string/arm/memset.S - Asm Linux: assembler version from Linux kernel https://github.com/torvalds/linux/blob/master/arch/arm/lib/memset.S - Asm TF-A: assembler version from this patch
Aarch32: +-----------+------+------+--------------+----------+ | Variant | Set | Size | Inst | Ratio | +-----------+------+------+--------------+----------+ | C TF-A | T32 | 16 | 2122110003 | 1.000000 | | C musl | T32 | 156 | 1643917668 | 0.774662 | | Asm Opt | T32 | 84 | 1604810003 | 0.756233 | | Asm Linux | A32 | 168 | 1566255018 | 0.738065 | | Asm TF-A | A32 | 160 | 1525865101 | 0.719032 | +-----------+------+------+--------------+----------+
AArch64: +-----------+------+------------+----------+ | Variant | Size | Inst | Ratio | +-----------+------+------------+----------+ | C TF-A | 28 | 2732497518 | 1.000000 | | C musl | 212 | 1802999999 | 0.659836 | | Asm TF-A | 140 | 1680260003 | 0.614917 | +-----------+------+------------+----------+
This patch modifies 'plat\arm\common\arm_common.mk' by overriding libc.mk makefile with libc_asm.mk and does not effect other platforms.
Change-Id: Ie89dd0b74ba1079420733a0d76b7366ad0157c2e Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com>
show more ...
|
| 29b76f2e | 02-Sep-2020 |
André Przywara <andre.przywara@arm.com> |
Merge "arm_fpga: Add support to populate the CPU nodes in the DTB" into integration |
| d5794b0e | 02-Sep-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "Tegra: common: fixup the bl31 code size to be copied at reset" into integration |
| 20ff991e | 04-Jun-2020 |
Javier Almansa Sobrino <javier.almansasobrino@arm.com> |
arm_fpga: Add support to populate the CPU nodes in the DTB
At the moment BL31 dynamically discovers the CPU topology of an FPGA system at runtime, but does not export it to the non-secure world. Any
arm_fpga: Add support to populate the CPU nodes in the DTB
At the moment BL31 dynamically discovers the CPU topology of an FPGA system at runtime, but does not export it to the non-secure world. Any BL33 user would typically looks at the devicetree to learn about existing CPUs.
This patch exports a minimum /cpus node in a devicetree to satisfy the binding. This means that no cpumaps or caches are described. This could be added later if needed.
An existing /cpus node in the DT will make the code bail out with a message.
Signed-off-by: Javier Almansa Sobrino <javier.almansasobrino@arm.com> Change-Id: I589a2b3412411a3660134bdcef3a65e8200e1d7e
show more ...
|
| 3ab336a1 | 23-Aug-2020 |
Anders Dellien <anders.dellien@arm.com> |
plat/arm: Add dependencies to configuration files
This patch adds dependencies to the generated configuration files that are included in the FIP. This fixes occasional build errors that occur when t
plat/arm: Add dependencies to configuration files
This patch adds dependencies to the generated configuration files that are included in the FIP. This fixes occasional build errors that occur when the FIP happens to be built first.
Change-Id: I5a2bf724ba3aee13954403b141f2f19b4fd51d1b Signed-off-by: Anders Dellien <anders.dellien@arm.com>
show more ...
|
| c19a4e6b | 02-Sep-2020 |
Alexei Fedorov <Alexei.Fedorov@arm.com> |
Merge "plat/arm: Get the base address of nv-counters from device tree" into integration |
| 9b2bf150 | 01-Sep-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "tegra-downstream-08282020" into integration
* changes: Tegra: common: disable GICC after domain off cpus: denver: skip DCO enable/disable for recent SKUs |
| 5903ac1e | 01-Sep-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "sp_min: Avoid platform security reconfiguration" into integration |
| 74a34600 | 27-Aug-2020 |
Hsin-Yi Wang <hsinyi@chromium.org> |
mediatek: Add jedec info
Add jedec info for mt8173, mt8183, and mt8192.
[1] http://www.softnology.biz/pdf/JEP106AV.pdf
Signed-off-by: Hsin-Yi Wang <hsinyi@chromium.org> Change-Id: Iab36fd580131f0b
mediatek: Add jedec info
Add jedec info for mt8173, mt8183, and mt8192.
[1] http://www.softnology.biz/pdf/JEP106AV.pdf
Signed-off-by: Hsin-Yi Wang <hsinyi@chromium.org> Change-Id: Iab36fd580131f0b09b27223fba0e9d1e187d9196
show more ...
|
| a565d16c | 04-Aug-2020 |
anzhou <anzhou@nvidia.com> |
Tegra: common: fixup the bl31 code size to be copied at reset
If the CPU doesn't run from BL31_BASE, the firmware needs to be copied from load address to BL31_BASE during cold boot. The size should
Tegra: common: fixup the bl31 code size to be copied at reset
If the CPU doesn't run from BL31_BASE, the firmware needs to be copied from load address to BL31_BASE during cold boot. The size should be the actual size of the code, which is indicated by the __RELA_END__ linker variable.
This patch updates the copy routine to use this variable as a result.
Signed-off-by: anzhou <anzhou@nvidia.com> Change-Id: Ie3a48dd54cda1dc152204903d609da3117a0ced9
show more ...
|